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ABSTRACT
Silicon has become the material of choice for fabrication of high circuit density, low 
defect density and high speed integration devices. CMOS technology has been 
favoured as an attractive candidate to talre advantage of the performance 
enhancements available through miniturisation. However, hot carrier effects in 
general, and hot electron currents in particular, are posing as the main obstacle 
to a new era of sub-micron architecture in semiconductor device technology.
Electron transport in modern sub-micron device is often governed by mechanisms 
that were not relevant to long-channel devices. Many of the classical device models 
are based upon such convenient assumptions as "thermal equilibrium" and "unybrm 
local electric Jleld". With the downscaling of devices, hot electron currents are 
becoming increasingly inherent. These currents arise from the fact that electrical 
fields in small geometry devices can reach very high values and can vary rapidly in 
space. The large electric field can impart significant kinetic energies to the carriers.
In thermal equilibrium, all elementary excitations in a semiconductor (eg. Electrons, 
holes, phonons) can be characterised by a temperature that is the same as the 
lattice temperature. Under the influence of large electric fields, however, the dis­
tribution function of these elementaiy excitations deviate fi*om those in thermal
equilibrium. The term "Hot Carriers" is often used to describe these non-equilibrium\situations.
In this thesis hot electron currents, in particular their physical origins and 
dependence upon various operational and geometrical parameters, have been 
discussed and then quantified in a number of models based on the "Lucky Drift" 
theory of transport. Temperature is then used as a tool to differentiate between the 
underlying physical processes, and to determine if reliability problems related to 
hot electron effects would improve under cryogenic operation.
It has been the prime objective of this work fi*om the outset to concentrate on the 
study of N-channel devices. This is primarily due to the fact that N-channel 
MOSFET’s are more prone to hot electron effects, and therefore, studies in the 
nature of this enhanced susceptibility could prove to be more fruitful.
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Chapter 1
The MOS transistor
1.1a T he ca se  f o r  S ilicon  8l CMOS
Since the fabrication of the first Silicon insulated gate field effect transistor 
(Si IGFET) in the technology for fabricating such devices has
undergone tremendous enhancement. Historically, Silicon has led other 
semiconductor materials in this regard. An electrically and structurally 
stable oxide can be formed on Si for both device isolation and MOS 
(Metal-Oxide-Semiconductor) gate formation'^’®^ which is its principle 
distinction from other semiconductor compounds. Currently, Si tech­
nologies exceed their nearest competition, GaAs, by almost three orders 
of magnitude in integration density.
Silicon also offers two charge carriers with roughly the same mobility*^’®*, 
which have enabled the creation of a complementary device technology^', 
based on the unipolar MOS structure. These MOS devices offer practical 
advantages, such as more compact layout in dynamic random access 
memories, reduced power consumption, and noise immunity.
A practical advantage for CMOS, however, is its power dissipation. 
Because the main component of digital circuitiy is the inverter, and 
because the DC power drawn by a CMOS inverter for either high or low 
states is zero, power consumption in static CMOS is negligible in com­
parison to the conventional NMOS technologies of the past. Dynamic 
operation of CMOS circuits of course requires power; but even so, the 
power consumption is much reduced for CMOS versus its NMOS 
counterpart.
1.2 . A q u a lita tiv e  d esc rip tio n
A cross-sectional view of an n-channel Metal-Oxide-Semiconductor Field 
Effect Transistor (MOSFET) is shown in figure 1.2.1. MOSFETS are four 
terminal devices that consist of two n^  ^ regions, namely the Source and 
the Drain wells, both in a p-type Silicon substrate. The oxide layer between 
these two n^  ^ regions is covered by the gate electrode, usually a metal 
(Aluminium) or n-type Polysilicon.
The basic device parameters are the channel length L, which is defined as 
the distance between the two metallurgical n^ "^  -p junctions, the channel 
width W, the oxide thickness Xqx. the Junction depth Xj and the substrate 
doping Ng.
When no voltage is applied to the gate, the source and drain electrodes 
correspond to two p-n junctions connected back to back. The only current 
tha t can flow from source to drain is the reverse leakage current.
When a sufficiently large positive bias is applied to the gate, a surface 
inversion layer is formed between the two n^^  regions. The source and the 
drain are connected by a conducting surface channel through which a 
substantial current can flow. The conductance of this channel can be 
modulated by varying the gate voltage. If a voltage is applied between 
source and drain a current will flow which varies with the gate bias applied.
Let us consider that a voltage is applied to the gate, causing an inversion 
a t the semiconductor surface (Fig. 1.2.2a). If a small drain voltage is 
applied, electrons will flow from the source to the drain through the 
conducting channel. Thus the channel acts as a resistor, and the drain 
current Ig is proportional to the drain voltage. This is the ohmic or linear 
region as indicated by the straight line in the t v s  graph (Fig. 1 2.2.a).
As the drain voltage increases, eventually it reaches a point which the 
width of the inversion layer is reduced to zero; this is called the pinch-off 
point (Fig. 1.2.2b). Beyond the pinch-off point, the drain current remains 
essentially constant, because for Vos > Vnsat&t point P (the pinch-off point)
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The cross-sectional view of a MOSFET operating in the 
"hot-electron" regime. The inset shows the distribution of 
the channel field as a function of position along die channel.
Fig. 1.2.:
the voltage Vpsat remains the same. Thus, the number of carriers arriving 
at point P from the source and hence the current flowing from the drain 
to the source, remains constant (the saturation region). The major change 
is a decrease of L, the effective channel length, to the value L’ as shown 
in fig u re  1 .2 .2 . The inset shown in Fig. 1 .2 .2 .e .
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1.3 . H ot e lec tro n  cu rren ts  a n d  th e ir  con tr ib u tio n  to  
MOSFET p erfo rm an ce  d eg ra d a tio n
1.3.1. Hot electron currents
A cross-sectional view of a MOSFET was shown in Ogure 1.2.1. The 
inset shows the lateral surface electric field in the inversion layer, being 
highest near the drain. If this peak field increases sufficiently, some of 
the electrons which constitute the drain current can acquire sufficient 
energy from the drift field either to surmount the Si-SiOg barrier and 
be collected as gate current or to generate electron-hole pairs by Impact 
ionisation. The generated electrons are swept into the drain by the local 
field, while the holes drift towards the built to constitute the substrate 
current.
The above three current components in a MOSFET operated under a 
high channel field; namely the saturation drain current (Ipsat)» the 
substrate (Ib) and the gate (Iq) currents are hence termed "hot-electron 
currents". Figure 1.3.1 shows these currents in a MOSFET as a function 
of the gate voltage.
In short channel devices, velocity saturation of the surface carriers 
plays a dominant role in limiting the drain current. A typical experi­
mented V-E curve which shows the drift velociiy for electrons versus 
field along the channel surface, in the inversion region of a <100> 
Silicon is presented in figure 1.3.2^^ When the channel field every­
where in the surface channel is below the critical field for saturation 
Ec, the drain current increases rapidly with the drain voltage. The device 
is said to be operating in the linear region (see fig. 1.2.2c). When the 
drain voltage is further increased, the channel field builds up. Because 
the subsequent reduction of the channel charge near the drain is 
largest, the channel field increases most rapidly there.
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As the channel field is increased further, the velocity of the carriers at 
the drain approaches its limiting value. As a result, the source current 
saturates. The drain-source voltage at which this occurs Is Imown as 
the drain saturation voltage Vogat.
When the drain voltage is increased beyond Vogat* the MOSFET is said 
to be operating in the "saturation region". The channel field continues 
to increase with the drain voltage. The point along the channel at which 
the channel field equals the saturation field (Egat) retreats towards the 
source. The MOSFET, under this condition, operates as if the effective 
channel length gets shorter and shorter, so that the drain current 
continues to increase.
When the lateral channel field is high, some of the carriers gain 
sufficient energy from the field to generate significant numbers of 
electron-hole pairs by impact ionisation (Fig 1.3.3). The generated 
electrons are swept into the drain electrode. The holes on the other 
hand, drift into the bulk and constitute a measurable additional 
component of the substrate current^ The substrate current rises 
sharply with the drain voltage as the channel field builds up, following 
an exponential type of relation, which is a characteristic of carrier 
multiplication phenomenon.
The gate current (~fA), however is composed of much more energetic 
electrons and/or holes which have been able to surm ount the 3.2 
and /o r 4.9 eV Si-SiOg barrier height, it is therefore directly measurable 
only at higher drain voltages. Floating gate techniques for measuring 
small gate currents in MOSFETs with very high resolution (0.01 fA) 
have therefore been developed*^’®*’*'’®^'
i  The substrate current Is dominated by the drain-substrate leakage current If no impact Ionisation occurs.
> ^ e
Source Drain
Impact ionisation Process in MOSFET's 
Fig. 1.3,3
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1.3.2. Hot carrier aging
The reduction of active device geometries to submicrometer dimensions 
has a strong impact on the electrical behaviour of the MOSFET. Because 
short-channel effects complicate device operation and degrade device 
performance, these effects should be minimised or eliminated so tha t 
a physical short-channel device can preserve the "electrical" 
long-channel behaviour. One approach to avoid these effects is to 
maintain the long-channel behaviour by simply scaling down all 
dimensions and voltages of a long-channel MOSFET, so that the 
internal electric fields are the same. This approach offers a conceptually 
simple picture for device miniturisation, whereby, all dimensions are 
shrunk by a "scaling factor" k (Fig. 1 .3 .4 ). This shrinking includes 
oxide thickness, channel length, channel width, and junction depth. 
The doping level is increased by ic, and all voltages are reduced by k , 
leading to a reduction of the junction depletion width by about ic. The 
threshold voltage is also reduced approximately by k . Therefore, the 
number of devices per unit area increases by a factor of the delay 
time due to transit across the channel decreases by k, and the power 
dissipated per cell decreases by
While active device dimensions have shrunk considerably during the 
past few years the supply standard of 5 Volts is still unchanged. For 
submicrometer size devices, a 5 Volt supply leads to veiy high electric 
field strengths in the channel region near the drain junction. These 
fields significantly increase the majority carrier generation by impact 
ionisation, and generate highly energetic carriers which can surm ount 
the Sl-SiOg barrier and get injected into the oxide giving rise to a gate 
current.
Device degradation by hot carrier injection into the gate oxide is a 
serious problem in submicron MOSFETs^^’®^'^ '^^ ®*. It is well known that 
device degradation is due to injection of hot carriers into the gate 
oxide^'’^ ®^'*^’®®^ However data reported by various authors to date indi­
cate different types of carrier-induced damage. These include electron
11
and hole trapping in the oxide'**®’’*^’®"*’’'^ '®®* and interface trap generation 
by injected electrons'^’®^’'^ ’®®^'*^’®®^ holes^ '^®®''^ '^'*^ \ or a combination of
In general four modes of carrier injection have been reported by various 
researchers. The most significant contribution to the injection regime 
is suggested to be due to the channel hot electrons where, the primary 
source of hot electrons is the surface channel currenF^’'*®*’*^’'*'*^’^ ’^^ ®'’'^ ’®’. 
These are luclry electrons which have gained sufficient energy during 
their flight to surmount the Si-SiOg energy barrier (Fig. 1.3.5). This 
hot electron emission is an attenuated version of the programming 
current developed in certain PROM devices^ '^'*®^ '^ '^'*®^  Both the emission 
and the subsequent trapping of the hot electrons are localised near the 
drain junction^^ '*^ ' (Fig. 1.3.6).
The interactions between other lucky electrons, with energies above 
tha t of the ionisation threshold energy, and the lattice result in impact 
ionisation. If these secondary carriers are energetic enough to su r­
mount the Si-SiOg energy barrier, they may get injected into the gate 
oxide (Fig. 1.3.7).
It is well known that the impact ionisation process generates visible 
lighf^ '^ '^^ '^'*®L It has been suggested that the photons so produced may 
themselves generate electron-hole pairs^^’®®*’^ ’^®^' by transferring their 
energy to the lattice. The holes thereof are collected at the substrate 
whereas the electrons may gain sufficient energy from the transversal 
field (field perpendicular to the Si-SiOg interface) to surm ount the Si- 
SiOg barrier(Fig. 1.3.8). This, however, is an inefficient process, and 
is unlikely to be a significant mechanism.
The emission of substrate hot electrons^ ^*® ’^ is illustrated schematically 
in Fig. 1.3.9 for the case of zero drain-to-source voltage and large 
source-to-substrate voltage Vg, Electrons generated in the depletion 
region or diffusing firom the built neutral region of the substrate drift 
towards the Si-SiOg interface and gain energy from the high field in the 
surface depletion region. Those electrons arriving at the interface with 
enough energy to surmount the surface energy barrier are emitted into 
the SiOg layer. The substrate hot electron efiect is enhanced in devices
with heavily doped substrates where the hot electron emission prob­
ability is veiy large*^’®®* and can be appreciable when the incident 
current is large. This can be caused by increased thermally generated 
lealtage and diffusion current due to elevated temperatures, by charge 
injection into the substrate from charge pumping of large MOS 
capacitors, or by forward biased junctions. This process, however, is 
unlikely to contribute to hot electron injection under normal operating 
conditions.
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1.3.3. Effects of Oxide Charges & Interface Traps
In a MOSFET, channel carriers can be accelerated by the source-to- 
drain field to sufficient energy to surmount the Si-SiOg energy barrier, 
particularly when the channel length is very small. Once in the oxide, 
some of the carriers may be trapped, creating both oxide fixed charge 
and interface traps, while others are collected at the gate electrode and 
constitute the gate current.
Oxide fixed charge emd interface traps can seriously affect device 
performance if their densities are not controlled. The influence of these 
electrically active centres on device characteristics is exacerbated by 
the fact that their densities can change with time during the lifetime 
of the device; thus creating a stability problem. The characteristics 
affected by increases in oxide charges and interface traps are as follows:
Threshold voltage is affected. Because oxide fixed charge is always 
positive'^’®'*’, threshold voltage is increased in p-channel devices and 
decreased in n-channel devices in the presence of oxide fixed charges. 
Charged interface traps tend to have the opposite effect to that of the 
oxide fixed charges, on both p-channel and n-channel devices.
Gain or transconductance is reduced. This occurs in two ways. First, 
a change in gate bias produces a change in interface trap level occu­
pancy as well as a change in channel charge density. Therefore, a larger 
change in gate bias is required to produce a desired change in channel 
conductance in presence of an increased interface trap density. Second, 
transconductance depends on the mobility of free carriers in the 
channel. The carrier mobility is reduced by the presence of charged 
interface traps and oxide fixed charges. This is caused by scattering of 
channel carriers by oxide fixed charge and charged interface traps.
Drain Junction leakage current is increased by an increase in the 
interface trap density. This is caused by the interface traps acting as 
generation centres, and results in a decrease in the sensitivity of a 
MOSFET to a weak signal and more power consumption.
20
F licker noise  is dominated by interface traps at higher interface trap 
densities. This is due to the fact that interface trap level occupancy 
fluctuates randomly. The resulting fluctuation in interface trap charge 
causes a corresponding fluctuation in channel charge density and 
hence channel conductance.
21
1 .4 . MOSFET su b s tra te  cu rren t
1.4.1. General characteristics
When a MOSFET is biased in saturation at an adequate drain voltage, 
some carriers in the channel can acquire enough energy from the 
channel field to generate electron-hole pairs by impact-ionisation. The 
ionisation is strongest near the drain where the channel field is highest. 
The generated electrons will be swept into the drain while the holes 
will be directed by the electric field into the substrate. If they do not 
recombine before they leave the space charge region, they will be 
detected as the substrate current (Ig).
Figure 1.4.1 shows a set of standard Ig characteristics measured for 
an N-channel MOSFET during the course of experimental work. The 
logarithm of Ig is plotted versus gate potential, with drain bias as the 
second variable. The dashed lines provide demarcation for the linear 
and saturation regions of device operation. The dotted dashed line 
indicates where Vgs = Vqs - V^ .
Region 1 indicates the expected exponential behaviour of Ig with 
Increasing Vqs. In this subthreshold region, Ig is an exponential 
function of Vqs, and Ig is linearly related to Ig. Region 11 is the peak 
substrate current regime. Vgg is greater than Vqs - V^ , and the device 
is in saturation. The field in the pinch-off region, and thus, the number 
of channel carriers with energies exceeding the ionisation threshold 
has reached a maximum for any particular value of Vqs- Region 111 
shows the expected decrease in Ig, as the device goes out of saturation 
and the field in the pinch-off region diminishes.
Abbas'^’®®^ was the first to propose substrate current as a process 
monitor, especially for reliability. Although he appreciated the 
important dependence of substrate current on the joint interaction of 
electric field and current density (fig. 1.4.2), the necessity to under-
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stand Ib analytically or theoretically was not felt critical. Switching 
speeds of devices at the time of their endeavour were slow, so that 
variations of substrate current with transient gate voltage was unlm- 
portant^^’®®’. At the same time, device channel lengths were long enough 
that hot carrier effects were Insignificant due to the lower channel fields. 
The advent of smaller and faster devices gradually changed this situ­
ation, to the extent that much effort has been expended over the past 
decade to understand the Intricacies of the Impact Ionisation 
phenomenon In general, and substrate current generation In par­
ticular.
25
1 .5 . G ate cu rren t in  NMOSFET*s
1.5.1. General characteristics
Figures 1.3.6-7 showed the impact ionisation process in a MOSFET 
which led to the generation of substrate current. At the same time, they 
illustrated the conditions which led to the generation of gate current 
In the devlce^^’®®’. Figure 1.5.1 shows schematically the main mech­
anisms that are suggested to contribute to the characteristic gate 
current which Is observed In N-channel MOSFET, and breaks It Into 
three regimes. The first peak is said to be due to Drain Avalanche Hot 
Hole Injection Into the gate (DAHH); the second, Is believed to be due 
to Drain Avalanche Hot Electron Injection (DAHE); and the third. Is 
contributed to Channel Hot Electron Injection (CHE). The shape of the 
IqVS Vqs curves Is qualitatively elaborated upon In chapter 4.
The drain avalanche Injection processes are jointly termed DAHC, for 
Drain Avalanche Hot Carriers. DAHC Injection occurs when one or both 
of the carriers generated in the device channel due to Impact Ionisation 
are transported toward the semiconductor-Insulator Interface. There, 
If they have the correct energy and momentum, they may be Injected 
over the barrier. If they acquire sufficient energy purely through the 
transport process, they are said to be injected thermionically. If they 
surm ount the barrier by acquiring the energy given up through the 
recombination of an electron-hole pair, they are said to be injected 
through an Auger process.
On a more detailed level, the DAHC process Is shown In figure 1.5.2. 
An electron or hole Is generated In the device bulk via the Impact 
Ionisation process. If the fields are favourable, the carrier Is transported 
toward the Interface. If It suffers no Inelastic collisions, and if enough 
potential Is gained In travelling balllstlcally toward the Interface, the 
carrier may overcome the barrier and be collected by the gate electrode.
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Here Image-force barrier lowering can be an Important factor in the 
emission process*^’®^  ^ In theory, the interface barrier raised by the 
insulator-semiconductor band discontinuity can be lowered through 
the image-force created as a charged particle approaches the interface. 
Such barrier lowering, however, causes a repulsive force right at the 
interface. This force must be overcome by a carrier's forward 
momentum as it reaches the interface, if it is to be injected.
The CHC process is also depicted in figure 1.5.2. Here, a channel 
carrier suffers an elastic, momentum-relaxing collision. If the 
momentum is in the correct direction, the carrier may be transported 
toward the channel interface. If it has started with high enough energy, 
and /or gains enough additional energy in travelling toward the inter­
face, it can be injected into the insulator and collected by the gate 
electrode.
29
1.5.2. A historical review
The MOS device structure has been studied for over two decades^ '^®'*  ^
Initially, the interest in examining the system electrically was to dis­
cover the physics of charge transport, in order to make more reliable 
oxides with higher gate breakdown voltages.
Abbas and Dockertÿ '^^®  ^were the first to explore DC gate current in 
MOSFET’s. At that time, NMOS was the dominant technology, and 
therefore N-channel devices were explored principally. This trend 
continued with the advent of CMOS, since the N-channel devices 
seemed more sensitive to the degradation efiects caused by the hot 
carrier phenomena. In general, the characterisation of the gate current 
phenomenon was carried out under the same bias conditions as that 
of the substrate current; that is, plotting 1q versus Vqs with V^s as a 
second dependent variable. However, much higher biases had to be 
applied than were typical for substrate current investigations, since 
the gate current emission efficiency was dramatically lower than 
substrate current efficiency.
A typical I q  v s  Vqs characteristics for an N-channel MOSFET is shown 
in figure 1.5.3. It shows the three predominant features indicated in 
figure 1.5.1. Figure 1.5.4. shows how the lateral electric field changes 
with position along the channel. The electric field along the interface 
and parallel to it is shown. As Vqs increases, the peak field decreases, 
and moves back toward the centre of the device channel. The field 
decrease accounts for the 'cooling' of the channel carriers, and the 
decrease of CHE gate current. The change of the location along the 
channel of this peak field, however, has implications for interface 
degradation; that is, it affects the precise location of either ther­
mionically injected gate current, or interface state generation’^ ’®'.
Another important feature of gate current was defined experimentally 
by Tam and his co-workers’^ '®®’. The phenomenon is demonstrated in 
figure 1.5.5, where measured gate current is shown for drain to source
30
10°-
channe l  
hot electron
drain ava lache  
y  hot carriers
'os
electron
VQS ( V )
Gate currents directly measured down to 10‘^ 'A under 
varied bias conditions for Vggand Vmrfor a device with 
Leff=0.8wm and T„=10nin’^ ’ I
Fig. 1.5.3
31
SIMULATED ON MINIMOS 3.0 
I  = 300K - Le = 0.8
Electr ic  Held (V/pm)30
26
20
1.2 1.25 1.3 1.35 1.4 1.45 1.5
Distance (pm)
Vg*4.0 V —1— Vg»5.0 V Vg*6.0 V
- 8 -  Vg-7.0 V Vg*8.0 V - 4 -  Vg-9.0 V
FIG. 1.5.4 
Lateral elec. field vs. channel position
32
®chan ®chan +  h j
®chan 4- Cu
®li +  e » +  h i
potentials less than the energy barrier to electron thermionic emission. 
The transversal fields are also much less than those required for 
tunnelling.
The energy for this mechanism is claimed to have come from transfer 
via an Auger process^^’*”’. Figure 1.5.6 shows the gate current inferred 
indirectly from a FAMOS EPROM device. This indirect technique was 
first developed by Eitan and Frohman'*’®’^  ^ From the Iq data, a plot of 
Iq versus the Auger process parameter I^ Q.Ig (see Fig. 4.3.3) was induced. 
The Auger process parameter is deduced firom the following three 
processes , involving a combination of channel electrons and /o r sec- 
ondaiy electron hole pairs, that may give rise to the Auger process.
Auger Process Process Parameter
ii*h  
II
Ricco’s results, shown in Figure 1.5.7., predicts the importance of the 
Auger process at low biases.
Ng and Taylor*^’®*^ explored both N- and P-channel gate currents, as 
shown In figure 1.5.8. The N-channel measurements were made using 
the direct method, and identified the channel hot-electron component. 
However, they also looked at P-channel Iq, and detailed the DAHE 
portion of the characteristics. The result is consistent, given the 
expectations for DAHH current in an N-channel device (figure 1.5.4). 
That is, net Iq shown is the electron portion of the DAHC component 
of gate current. The DAHC and CHC hole currents are much suppressed 
relative to the N-channel device, because of the approximately l.SeV 
difference in the barriers heights for holes and electrons in the Si-SiOg 
system*^’®^^
Nissan-Cohen^^’®®^ applied a different version of the floating gate 
measurement technique to look at Iq at extremely low levels. His result 
is shown in figure 1.5.9. Both the DAHH and CHE components are
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clearly shown. However, he saw no evidence of DAHE gate current, 
except with veiy thin ( 160 Â) gate oxide thiclmesses. This suggests that 
DAHE currents depend on the gate oxide thickness, and its subsequent 
affect on the fields in the device channel.
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Chapter ^
Impact ionisation in Si-MOSFET’s
2 .1 , In trodu ction
Impact ionisation refers to the breaking of a lattice bond by a charge 
carrier, whose Idnetic energy exceeds the threshold for bond breaking. 
This threshold is called the ionisation threshold, and is comparable to 
the band gap energy in a semiconductor. In this process, a thermally 
generated electron (flg 2.1.1) gains Idnetic energy from the electric field. 
If the field is sufficiently high, the electron can gain enough kinetic energy 
that, upon collision with an atom, it can break the lattice bonds, creating 
an electron-hole pair. These newly created electron and hole both acquire 
kinetic energy from the field and create additional electron-hole pairs. 
These in turn may continue the process, creating other electron-hole pairs ; 
a process known as avalanche multiplication.
In order to appreciate the impact ionisation process in MOSFET’s, one 
needs to look at the nature of electron transport in semiconductors. The 
average velocity of thermal motion for electrons in silicon at room tem­
perature is calculated to be approximately 10’' cm /s. The electrons in the 
semiconductor are therefore moving rapidly in all directions. At the same 
time, the lattice atoms experience thermal vibrations that cause small 
periodic deviations from their mean positions. These thermal vibrations 
may be treated quantum-mechanically as discrete particles called pho- 
nons. The thermal motion of an individual electron may therefore be 
visualised as a succession of random scatterings from collisions with 
lattice atoms {phonon scattering), impurity atoms, and other scattering 
centres. Phonon scattering increases with increasing temperature
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Energy band diagrams under junction breakdown 
conditions. Left: Tunneling, Right: Avalanche multipli­
cation.
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because of the increased lattice vibrations. It dominates other scattering 
processes at and above room temperature, at which range most semi­
conductor devices are operated.
Under thermal equilibrium, the random motion of electrons leads to zero 
current in any direction. The average distance between collisions is called 
the mean free path. The typical value of the mean free path is between 
10 ® and 10 cm. With a velocity of 10  ^cm /s, the meanfree time between 
collisions is of the order of lO'^^s (one picosecond). If an external electric 
field is applied to the semiconductor sample, each electron will experience 
a force fi'om the field and will be accelerated, in a direction opposite to 
the field, during the time between collisions. This external force super­
imposes on the thermally induced random motion of electrons to enhance 
their motion by an additional component called the drift velocity.
The electron drift velocity is proportional to the applied electric field. This 
proportionality factor depends on the mean free time and the effective 
mass. The proportionality factor is called the electron mobility.
The mean free path is an important factor in the derivation of the energy 
distribution of the charge carriers. Mobility is also an important parameter 
for carrier transport because it describes how strongly the motion of an 
electron is influenced by an applied electric field.
2.2o T h eories o f  im p a c t io n isa tio n  » a  h is to r ic a l rev iew
High field transport properties are obtained by solving the Boltzmann 
transport equation which was originally used to establish the theoiy of 
dilute gases*^’'*'^ ®’^*. Due to the complicated nature of the Boltzmann 
transport equation, being an Integro-differential equation, it is usually 
not possible to solve it analytically. Several assumptions have to be made. 
The most extensively used assumption concerns the form of the dis­
tribution function which is assumed to be a Maxwell-Boltzmann dis­
tribution at a temperature T^  different from the lattice temperature T and 
centred at the drift velocity V^ .
Using methods similar to those employed to treat the gas discharge, 
Wolfi*“’®*was first to calculate Townsend's ionisation coefilcient, which was 
originally derived to define particle interaction in gases, in semiconductors 
in an attempt to explain electron and hole multiplication in Silicon 
junctions.
Wolffs theory was based on the following basic assumptions:
Assuming a nearly spherically symmetric distribution for the electron 
population he regarded the electrons which contributed to pair production 
to be those in the taü of this distribution. Based on an Isotropic simple 
band structure, he solved the Boltzmann equation and obtained a Max­
wellian distribution from which he deduced that the ionisation coefficient 
a varied with electric field e according to the form:
a w exp| ^constant'  ^ ...2.2.1
42
Chynoweth*®’'*^ adapted similar assumptions to Wolff, but concentrated his 
efforts on lower fields more common in MOSFET’s, and hence derived an 
expression for the ionisation coefficient given by:
-constant \ ...2 .2 .2a « expl( ( - 1 — )
Wolffs disregard for the possibilily that impact ionisation may be more 
associated with non-equilibrium electrons than with those in a nearly 
isotropic distribution, was challenged by quite a different approach by 
Shockley* '^®’.
Shockley’s Hucky electron" modef^’®^ only considered those non-equili­
brium electrons which were luclty enough to avoid collisions to be the 
only contributors to the impact ionisation process. In his treatment, the 
probability of an electron with a mean free path of X, in a field of e, avoiding 
collisions to reach an ionisation threshold energy of Ej was simply:
(-E;
ezkexp
and hence his expression for the ionisation coefficient took the form :
ee\ / -E[\ ...2.2.3
The practical difficulties, due to the small range of fields over which a is 
measured, prompted Baraff*^’®' to solve the Boltzmann equation num eri­
cally for the first time, and hence obtain the impact ionisation coefficient. 
In doing so he was able to demonstrate the inadequacies of both Wolffs 
and Shockley’s theories, and show that neither Wolffs equilibrated 
diffusive transport nor Shockley’s purely ballistic motion on their own 
could adequately describe the electron transport to high energies.
43
BarafFs theory required three adjustable parameters, namely the 
threshold energy for ionisation; the mean free path for the optical phonon 
scattering, and the optical phonon energy, to describe the dependence of 
the ionisation rate on electric field and the physical behaviour of the 
electron scattering.
Although BarafPs theory has been very successful, due to its numerical 
nature it has failed to shed light on the physical processes and mech­
anisms of impact ionisation.
In contrast to the shortcomings of Barafifs theory in giving insight into 
the physical nature of the impact ionisation process, as a result of its 
numerical nature; Keldysh'®’^ ’ was able to treat the problem of impact 
ionisation in semiconductors analytically for arbitrary values of the field 
and temperature which led to a form for the ionisation coefficient of:
EiS{T,£)\ ...2.2.5a » expl------ ;—qKz
By solving Boltzmann’s transport equations using Chambers technique, 
he expanded the scattering term in terms of energy. In doing so he took 
into consideration the minute energy loss during each momentum relaxing 
scattering event to arrive at an energy distribution for the carriers.
Recently, Ridley^’®* contributed significantly to our understanding of 
impact ionisation in semiconductors by introducing the concept of "lucky 
drift" motion. Ridley generalised an extended version of Shockley’s'  ^®^ 
expression for the impact ionisation coefficient a  by including luclty drift 
as well as luclcy ballistic motion. Very encouraging agreement was 
found* '^®' between the expression for a based on luclty drift theoiy and 
Baraffs'^’®’ results obtained by numerical solution of the Boltzmann 
equation.
In luclcy drift theoiy, the phonon energy is set to zero so that electron 
collisions with the vibrating lattice only results in momentum relaxation. 
Energy relaxation is reinserted by postulating other imaginary collisions 
which return the electron to zero energy ie. the bottom of the conduction 
beind. These fictitious collisions are assigned a time constant such that 
the average energy loss due to them is the same as that caused by the 
interactions with the lattice. The electron reaches impact ionisation 
threshold by drifting elastically in the electric field from the bottom of the 
conduction band to the impact ionisation threshold energy Ej. In general 
it will only do this after a number of unsuccessful attempts of energy 
relaxing collision. The four important physical mechanisms in Ridley’s 
treatm ent are illustrated in Figure 2.2.
Ridley’s lucky drift theoiy is based on a number of simple assumptions:
I) tha t momentum and energy relaxation can be modelled by separate 
scattering mechanisms.
it) that momentum relaxing collisions are so frequent that there are no 
velocfiy overshoot efiects in the drift mode.
ill) that the transition from ballistic to drift motion occurs abruptly after 
the first collision.
iv) that energy relaxation occurs in the drift mode only.
v) that impact ionisation is immediate once the threshold energy is 
reached; ie. soft threshold is ignored.
vi) tha t the difference between the lucky drift trajectories and the true 
trajectories will not give rise to significant errors in the case of energy 
dependent mean free paths.
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Fig. 2.2 
4 6
Ridley’s derivation of the impact ionisation coefficient is based on the 
simplified form of expression of Shockley®*®’. Shockley considered non­
energy relaxing transport (elastic motion) to be equivalent to no collisions. 
Ridley®*®’, by introducing the lucky drift concept, extended elastic motion 
to include the luclcy drift state. If it is assumed that impact ionisation is 
immediate once the threshold energy, has been reached, then the 
Shockley®’®' expression becomes:
ee\ ...2 .2.6
where Plb(Ei) is the probability of luclry ballistic motion from zero energy 
to the ionisation threshold energy Ej and takes the form of 
which is Shockley’s result if the mean free path is 
independent of energy.
The clear wealmess of Shockley’s model is the assumption that either the 
electron is Hucky" and avoids all collisions or it suffers so many that it 
remains thermalised, which at low fields means that it remains at 
approximately zero energy. Hence all the intermediate processes between 
these two extremes are ignored by Shockley’s model.
In deriving his analytical expression for a, Ridley added to (EJ in eq- 
(2.2.6) appropriate probabilities for these intermediate processes using 
considerable physical insight and Intuition.
Another positive aspect of Ridley’s approach has to do with his endeavour 
to discern some universal characteristic of homogeneous and compound 
semiconductors with respect to impact ionisation'®*®'. For instance, a 
global relationship was derived relating the mean free path to the ioni­
sation threshold in a semiconductor in the form of:
-i . . .2 .2 .7
In spite of all the desirable features encompassed within Ridley’s 
treatment, his theoiy overestimated the ionisation coefficient in silicoir 
for fields commonly found in Si MOSFET’s. Several attempts were 
subsequently made by other researchers to modify the lucky-drift model 
by considering various additional assumptions such as the inclusion of 
ionisation thresholds which varied with the energy of an incident carrier, 
ie. "so/t However, the fitting procedures employed
thereof shed little additional light on the subject. Others took a more 
rigorous approach of considering the carrier-carrier scattering events in 
addition to the usual carrier-phonon scattering mechanisms'®*^®’. While 
this mechanism appears to be of some significance when treating impact 
ionisation in compound semiconductors such as GaAs at fields in excess 
of IMV/cm, it has not been shown to be of significance in the case of 
silicon.
None of the above treatments can account for the possibility of measurable 
substrate current Ig a t low drain voltages. Each assumes a carrier begins 
its travel through the constant field at the minimum of the band energy. 
Therefore, according to these theories, if the total available source to drain 
energy in a MOSFET is less than that needed to break a Sl-Si bond, namely 
the ionisation threshold energy, each would predict zero substrate cur­
rent. Clearly other research findings'®"^' have proved that this prediction 
in not supported by experimental measurement.
2.2.1. The temperature dependence of the ionisation rate
The temperature dependence of the Ionisation rate can be obtained by 
modifying Baraff s three parameter theory®'®’. The required parameters 
are Ej, the ionisation threshold energy; X, the optical phonon mean free 
path; and <Ep>, the average energy loss per phonon scattering.
Crowell and Sze’®*'®’ plotted some of Baraffis results at low temperature, 
using an analytical expression for the optical phonon scattering mean 
free path of the form:
where E^ p is the optical phonon energy, and Xq is the high energy 
low-temperature asymptotic value of the phonon mean free path.
Figure 2.2.1 shows Baraff s results, where aX is plotted versus with
— , the ratio of average optical-phonon energy to ionisation threshold
energy, as a second parameter. Since for a given set of ionisation 
measurements, Ej, a, and its field dependence are fixed, one can, 
therefore, extract the optical phonon mean firee path X by fitting the 
ionisation data to the Baraff plot.
Figure 2.2.2 presents the theoretical predicted electron ionisation 
rates in silicon obtained by Crowell and Sze’®'^ ®’, together with the 
experimental results at three different temperatures. Their results tend 
to disagree with that of Baraffs by as much as 5-10% at lOOK near 
the electric field strengths of interest in MOSFETs, but shows the 
negative temperature dependency predicted by Baraff, that is at a given 
electric field, the ionisation rate decreases with increasing temperature.
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2.3. M odeling im p a c t ion isa tion  in  SiMOSFET^s
Besides the global treatments of the impact ionisation process reviewed 
so far, there have been a number of attempts by other researchers to apply 
these theories to the local fields in a MOSFET.
Troutman'^’ was the first to make an attempt at understanding the 
substrate current analytically. He used empirical methods to arrive at a 
model for the ionisation rate a which included both the linear as well as 
square dependences on electric field as shown by Baraff The empirical 
nature of the model, however, meant that, like Baraffs, much of the 
physics of the processes involved were obscured.
El-mansy and Caughey'^'^^' derived an analytical expression for the field 
in the MOSFET saturation region. They combined this with the expression 
derived by Chynoweth for the ionisation coefficient, and solved for the 
weak avalanche multiplication factor, M-1, from which Ig was calculated 
using Ig = (M-1 )Id. While compact, the treatment was quite limited, because 
experimental knowledge of pinch-off extent, pinch-off voltage, and field 
at the pinch-off was prerequisite. Furthermore, the constants in the 
equation for a  were chosen by fitting, and therefore, the physics of carrier 
transport mechanisms were entirely obscured.
Eitan'^’^ ^^ pursued the treatment of El-Mansy’^’*^  ^ but extended it to 
include other lattice temperatures. In essence, he allowed a carrier to gain 
energy from a lattice acoustic phonon, and showed that such an energy 
exchange process could qualitatively explain the observation of the 
crossover voltage V^over. the anomalous physical effect first noted by Eitan 
et for MOSFET substrate current. According to Eitan’s observation
at large drain voltages the maximum substrate current increases with 
decreasing temperature. However at lower drain bias, the opposite pre­
vails. However quantitative application of the model was not made.
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j^^[2 ,i8] the first to apply Shockley’s lucky electron model empirically 
to a MOSFET and used it to explore gate current. Subsequently Tam, Hu 
and their co-workers^*’°®* explained the observation of substrate current 
at low drain voltages by illustrating the link between the lucky electron 
model and the effective carrier temperature. This effective temperature is 
indicative of the carrier energy distribution beyond the band minimum. 
Again, because of the empirical nature of the model, its effectiveness as 
a tool for designing a broad class of devices, regardless of doping, tem ­
perature, or other processing or measurement parameters, was severely 
hindered. Nevertheless, it should be noted that Hu and his co-workers 
were able to characterise hot carrier phenomena far better than others; 
to the extent that their measurement techniques allowed extraction of 
im portant empirical parameters such as pinch-off voltage in a rigourous 
fashion. By using the extracted mean free path, they were able to develop 
some rules of thum b for device analysis and design, beyond what had 
been available previously. These techniques have particular application 
in estimation of hot carrier reliability for a given characterised technology, 
as will be discussed in ensuing chapters.
Lau et al.^ ®’^ ®’ extended the model of Hu to low temperatures. Their 
presentation showed, however, that this model changes with operation 
temperature and device design, so that eveiy device m ust be uniquely 
characterised at any desired operating temperature, in order to make use 
of the model effectively.
Several attempts at substrate current modeling have been based on local 
models. A local model for impact ionisation relates the ionisation rate of 
a particular point in a device to the parameters at that point. Thus a local 
model might relate a  to the electric field at a point in the device along the 
lines, for instance, taken by Chynoweth (equation 2.2.2).
The work of Wada et al.‘®’®®^ is representative of this class of 
models^ ®'®^ '^®'®®"®'®®"®'®'*"®'®^  ^ Wada et al‘®'®®’ also applied the Chynoweth 
formula*®’"^* to the local fields in a  MOSFET, however in their treatment, 
because a  depended only on the local field, arbitrary rate constants were 
used, which vary empirically with temperature and device geometry*®’ 
and have no clear, physical basis. As a consequence, they did not allow 
the possibility of impact ionisation for drain voltages below the ionisation
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threshold energy. So If the total drain to source potential drop is less than 
tha t needed to break a Si-Si bond, their model would predict zero substrate 
current.
Wada and Dang*®’®®* used a more complete formulation of the ionisation 
coefficient, including a square and linear dependence of the electric field 
as suggested by Baraff*®’®*; but still using only the field at a local point to 
find the ionisation at that point.
The Monte Carlo method*®’®^**®’®®**®’®®**®’®®**®’®^* has also been used in studying 
impact ionisation, leading to substrate and gate currents. The full 
potential of this technique is ,however, hampered by the fact that the ratio 
of Ig to Id is rather small, requiring the computer to consider many channel 
carriers before even one impact ionisation event is encountered. In the 
future, however, as the cost of supercomputing becomes smaller, it is 
expected that Monte Carlo methods will become more attractive, especially 
since the full band structure, and its effect on carrier transport, can be 
effectively included*®’®'**®’®®**®’®®*.
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2.4. Im p a ct Ion isation: A  Non-Localised P ro p erty
Many of the above mentioned theories and the models thereof, assume a 
carrier distribution function which is in equilibrium with the local electric 
field, and hence ignore the field dependent spatial dependencies. These 
models normally describe the multiplication effects in semiconductors in 
terms of impact ionisation coefficients that depend only on a local electric 
field. The local field is assumed to be constant within distances in which 
an electron absorbs an average ionisation energy.
In the new generation of small geometry devices, however, the field varies 
markedly within an ionisation mean free paths, hence the electric field 
from which the electron gains most of its energy would be substantially 
different from that in which impact ionisation takes place.
It was shown by Okuto et al.*®’®’'* that in such applications even Baraffs 
theory grossly over estimated the multiplication factor and needed to be 
modified in order to allow for the minimum "dead space" travelled by an 
electron before the Impact ionisation event.
Non-local models calculate ionisation rate and other transport phenom­
ena based on parameters beyond the point of interest in a device. For 
impact ionisation, this means the history of the ionising carrier up to the 
generation point affects the ionisation rate. Non-local effects m ust be 
considered whenever the phenomena of ballistic transport*®’®®**®'®®* or 
velocity overshoot*®’®^**®’®®**®’®®*, which have become of increasing interest 
to device scientists, are to be explored.
Other researchers have employed non-local methods, using either the 
energy transport equation, or a hydrodynamic scheme for relating ioni­
sation a t a point to parameters upstream of the generation point. The 
incentive behind adding energy transport equations to the device solution 
set lies in the desire to predict velocity overshoot and ballistic transport 
efiects, as well as impact ionisation. These can be important in conven­
tional GaAs devices, but are unlikely to be found in Si devices until one 
considers channel lengths less than 0.1 jim at 77K, where scattering mean
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free path X is of the order of the effective channel length Lg. As a result, 
the great majorily of problems In Si can be handled without resorting to 
inclusion of energy transport equations.
Cook and Frey*®*®^* were the first to follow the energy transport equation 
approach. They added an energy equation to the usual semiconductor 
set. Their treatment forms the basis for most subsequent Ig models based 
on this approach. In particular, they presented a method for calculating 
carrier temperature based upon integration along a current contour. Their 
treatm ent was limited to the investigation of velocity overshoot in Si and 
GaAs MESFETs and was followed closely by Tang et al.*®’’'®', with slight 
modifications to the energy relaxation times.
Fukum a et al.*®’’"* developed a two dimensional energy transport oriented 
MOSFET simulator based on Boltzmann transport equation, with relax­
ation time approximation. Their simulator was capable of predicting 
non-equilibrium effects, such as velocity overshoot, without having to 
recourse to the Monte Carlo method. They did not specifically look at 
substrate current, but did explore the average energy distribution above 
the band energy minimum. Their approach has several shortcomings. 
Firstly, using only the average energy, and neglecting the specifics of the 
entire distribution, would create difficulties in predicting V^over. and would 
make the subsequent simulation of Iq and device degradation extremely 
laborious. Secondly, they had to rely on Monte Carlo data *®’’'®* to relate 
the average carrier energy to the local electric field. Thirdly, the conver­
gence of the method was slow, which does not lend itself to a practical 
device design tool.
Hansch and Miura-Mattausch*® ’'®* attempted to by-pass the difficulty of 
adding an extra equation to the traditional semiconductor solution set by 
modifying the mobility used in the solution, and replacing the electric field 
by an effective driving force. The latter replacement accounts for the fact 
tha t the electric field and current density are not exactly parallel in the 
saturated region of a MOSFET. The new mobility and effective field, 
however, are calculated from a solution of Boltzmann’s equation, 
including energy transport but not restricting a carrier’s energy dis­
tribution to a simple Maxwellian. These adjustments enabled the simu­
lator to predict some hot carrier effects, such as Ig, at room temperature.
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However, leaving out the energy equation from the solution set inhibits 
prediction of velocity overshoot or ballistic transport. This method was 
implemented in MINIMOS 3.0*®’’*’**. As with all the methods based on an 
energy equation, their treatment relies on Imowledge of the energy 
relaxation time for various scattering mechanisms, which are difficult to 
measure experimentally.
Meinerzhagen*®’'*®* examined the treatment of Hansch*® ’'®*, and found it 
inappropriate when thermal equilibrium existed at any point in the device. 
He attributed this to the neglect in the treatment of thermal gradients, 
and emphasised the necessity to include them for small geometry, 
high-field devices.
Another class of the non-local models is the so-called hydrodynamic one. 
These models rely on parametric information, obtained purely through 
the traditional solution of the semiconductor equations, of the current 
streams in the device channel.
Chan and Thurgate*® ’'®*'*®’'^ * were the first to use Shockley’s lucky electron 
model in a 2-D simulator to describe the substrate current. Instead of 
calculating an ionisation coefficient which can be applied at each point 
in the device as that of Wada et al*®’®®*, they followed a carrier’s path during 
its flight in the MOSFET channel and calculated the probability of ioni­
sation a t each point along the path. In their treatment, therefore, the total 
ionisation is a function of the accumulative contributions from many 
carriers travelling downstream. They attempted this formulation to 
compensate for the true, non-equilibrium field found in a MOSFET.
The equation for the ionisation coefficient obtained thusfar was essentially 
a transformation of that obtained by Chynoweth*®’^* in the form of:
—X  \ ...2.4.1a « expl
Where X the mean free path for scattering events. It is well apparent that 
Vxover would not be predicted with this sort of formulation, simply because 
X is proportional to mobility, and since mobility increases monotonically
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as temperature decreases, one would only expect Ig to increase for a 
Shockley Lucky Electron formulation. Also this model excludes the 
possibility of substrate current at Vgs less than the ionisation threshold; 
ie. all carriers are assumed to have a thermal energy.
Wemer and Kühnert*®'^"® ’'®* applied a somewhat different version of the 
Shockley model to MOSFET’s, in particular LDD structures. The mean 
free path was modified along the lines of Tam*®’’'®*. The net effect was to 
decrease the mean free path slightly for carriers in excess of the ionisation 
threshold. Here again the dependence of the model on X precludes the 
prediction of V^ over^ s well as the possibility of observing Igfor V^sless than 
the ionisation threshold. An empirical factor was also required to fit the 
model to data for a particular device at a particular temperature, which 
m eant the applicability of their model to a wide variety of devices was very 
limited.
Mahan*®’’'®* solved the Boltzmann equation in a novel fashion for optical 
phonon scattering, the dominant scattering mechanism related to impact 
ionisation process. His method was applied to a current contour calculated 
using MINIMOS. This was accomplished by writing a new Boltzmann 
Transport Equation along the contour each time a new optical phonon 
energy level was allowed to be occupied. Successively higher electric field 
allowed occupancy of higher energy levels. Each separate solution then 
became associated with a particular spatial portion of the current contour, 
and the solutions were coupled through the boundary conditions between 
spatial regions. His treatment showed that in the high-field region of a 
MOSFET ('-10® V/cm), many of the carriers had energy far in excess of 
th a t predicted by a T^  characterising an equilibrium MB distribution. In 
fact, the highest energy carriers upstream of his non-Boltzmann dis­
tribution had a much longer effective mean free path, when combined 
with the high field. Unfortunately his calculations were fairly complex, 
and would not lend themselves to an efficient 2-D simulator.
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Recently Henning et al.'®’°®' developed a local model based on Shockley’s 
lucl{y electron theoiy. Assuming that channel carriers are in thermal 
equilibrium with the lattice phonons at every point along each current 
path, they ascribed a Maxwell-Boltzmann distribution function to the 
carriers. This equilibrated MB distribution was then assumed to propagate 
downstream ballistically.
In spite of model inaccuracies under certain device operating conditions; 
ie. estimation of substrate current at low drain-high gate voltages, its 
main success lies in the accurate prediction of V^over* the anomalous 
physical effect first noted by Eitàn et al.*®"'’'*. According to Eitan’s obser­
vation at large drain voltages the maximum substrate current increases 
with decreasing temperature. However at lower drain bias, the opposite 
prevails. Extending Eitan’s work, Henning et al. Were able to arrive at a 
safe supply voltage level for a cryogenic CMOS technology.
Recently Childs*®'®'* modified Ridley’s lucky drift theoiy to include the 
spatial variation of the electric field over an ionisation mean free path, 
and hence derived an expression for the multiplication factor comprising 
lucky ballistic and lucky drift modes.
Comparison of the calculated multiplication factors using his model with 
those obtained by Baraffs theoiy (fig. 2 .4 .1  ) indicated that at large supply 
voltages, good agreement exists between the two theories, however at low 
supply voltages, where the effect of "dead space" becomes more dominant, 
the modified lucky drift theory justifiably predicts a multiplication factor 
which is substantially less them that obtained using Baraffs theoiy.
In view of the proposed reduction of the supply voltages to 3.0 Volts, a 
device simulator equipped with the modified luclcy drift theory could prove 
to be an invaluable design tool for submicron CMOS technology.
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Chapter 3
M easurem ent of Ig in CMOS FET’s
3 .1 . In tro d u ctio n
Since all the hot-electron currents are dependent upon a common force, that 
is the electric field at the drain end of the channel, it should be possible to 
monitor/predict device degradation with an easily measurable quantity. The 
substrate current is generated from the impact ionisation by the channel 
hot carriers. Therefore, the substrate current is a direct measure of the 
hot-carrier population. This is clearly evident from the experimental results 
shown in Fig. 3.1.1a.
Initially gate current was believed to be a reliable monitor for hot carrier 
effects, for the obvious reason that the hot-carrier injection into the gate 
oxide is the main condition for the device degradation as previously described. 
In the oxide field-limited injection regime, where the transversal field retards 
the stream  of injected hot electrons, carriers with sufficient energy may still 
enter the oxide and create damage there, although most of them will return 
to the substrate and do not contribute to the gate current (see Fig. 3 .1 .l.b). 
In other words, the gate current comprises not only electrons that possess 
enough energy to surmount the Si-SiOg barrier but those that are sufficiently 
lucky to reach the gate electrode. Hence, in such modes of operation gate 
current alone can not be relied upon for studying hot electron effects.
In p-channel MOSFET’s, however, most of the electrons injected into the 
oxide will reach the gate electrode as illustrated by Fig. 3 .1 .2 .a, the 
degradation is dominantly due to the electron trapping in the oxide. This 
explains why the p-MOSFET degradation correlates well with the gate current 
but not with the substrate current, as shown in Fig. 3.1.2.a.
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3.2. M otiva tion
Accurate 2-D models of DC substrate current are critical to CMOS device 
design for several reasons. Such a physical model would provide a foundation 
for development of an analytical model which could be utilised efficiently in 
a circuit simulator. More important, device reliability requires minimisation 
of In particular, Ig is far easier to monitor than gate current 1q or the 
am ount and location of trapped oxide charge; yet it provides a measure of 
device degradation caused by Iq. Furthermore, physically, both substrate 
and gate currents are derived from the same source of hot electrons in the 
channel, and hence it is possible to formulate an expression relating these 
two c u r r e n t s ' ^ ' T h e  substrate current, which is 6 to 9 orders of magnitude 
higher than  the gate current, can easily be measured over a wide range of 
bias voltages. A thorough understanding of the substrate current could 
therefore lead to a better physical insight of the gate current.
Besides the numerous benefits attached to the study of the substrate current, 
there are also some design constraints due to substrate current that make 
Its understanding even more Imperative. For example, the use of negative 
substrate bias is a common technique in NMOS VLSI design to minimize 
junction capacitance and sensitivity to punch-through. Generating this 
negative substrate bias on-chip instead of supplying it externally to the 1C 
package has the potential advantage of lower 10 package cost and obviates 
the need for an additional system power supply. However, the substrate 
current m ust be considered in the design of the back-bias generator circuits 
a t the very beginning stages of design. Underestimating the amount and 
trends of substrate current will result in the body bias being more positive 
than  design value and hence cause punch-through and subthreshold leakage 
problems.
Secondly, because of the high resistivity of the substrate material, the 
substrate current will cause a significant voltage drop across the substrate 
resistance. If the substrate current is large enough, it will forward bias the 
source-substrate junction and turn on the parasitic bipolar transistor from 
source to substrate to drain'®*^ ”®’®’. This results in a decrease in drain to 
source breakdown voltage.
Thirdly, the light emitted as a result of avalanche multiplication process can 
cause secondary ionisation^^’®®^ generating free electrons, some of which are 
injected into the substrate. These electrons have a large minority carrier 
lifetime and hence can diffuse through the substrate and cause functional 
impairment of adjacent circuitry.
It is therefore clear that a thorough understanding of the substrate current 
phenomena is a prerequisite to any endeavour towards the elimination of 
hot electron related CMOS design constraints. Once Ig is well predicted, one 
can move forward to the more complicated tasks of measuring and modeling 
Iq and insulator trapping as well as trap generation; toward a full 2-D DC 
device simulator.
To this end, the work in this thesis sets out to characterise Ig over a wide 
range of devices and operating voltages. Temperature is then used as a tool 
to differentiate between the underlying physical processes, and to determine 
if reliability problems related to hot electron effects would improve under 
cryogenic operation.
3 .3 . E xp erim en ta l M ethodology
Fig. 3.3.1 illustrates the experimental set-up employed for the substrate 
current measurement. An HP4140 semiconductor parameter analyser was 
used to bias the devices and measure their terminal currents. The low 
temperature measurements were conducted using a suitably modified oxford 
instrum ent ciyostat, to which an 18-pin DIP socket to hold the test devices 
was attached; a ciyotronics controller, to control the heater coil and monitor 
the Germanium temperature sensing diode; an HP4140 semiconductor 
param eter analyser connected to the test socket via miniature BNC cables.
Ig as well as Ig were measured over a range of the gate voltages Vgg, at various 
drain voltages (Vgs)- Transistor I-V measurements were performed inter­
mittently during the course of measurements, in both forward and reverse 
mode (ie. swapping source and drain terminals) to ensure that measurement 
results were not affected by stressing.
The devices used during the course of the measurements were Idndly 
supplied by Plessey-Caswell. They were all NMOS FET’s with a gate oxide 
thickness of 330 Â.
3 .4 . E x p erim en ta l R esu lts  a n d  D iscu ssion s
3.4.1 . Substrate current characteristics
Figure 3.4.1 shows a set of typical Ig characteristics measured for an 
N-channel MOSFET used during the course of the experimental work. 
The logarithm of Ig is plotted versus gate potential, with drain bias as the 
second variable.
A common way to present the substrate current data is to show it as a 
function of the gate voltage at a constant drain bias (fig. 3.4.1). Since the 
channel field, and consequently the substrate current, are complicated 
functions of the gate voltage, the physical meaning of the data is difficult
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to interpret. Since for a device biased at constant gate voltage in saturation, 
the maximum channel field increases approximately linearly with the 
drain voltage, plotting substrate current versus drain voltage, as shown 
in figure 3.4.2, effectively displays the dependence of the substrate 
current on the channel field. Changing the gate voltage causes Vosat» and 
to a lesser extent, to change. The substrate current data that corre­
sponds to a smellier Vqs will therefore show a more or less parallel shift 
to the left. The effects of both the gate and drain voltages on the substrate 
current are hence easily appreciated.
The substrate current characteristics can also be plotted in a way that 
shows the Impact Ionisation Efficiency Factor, t|, where
4  ...3.4.1= 7 -
Figure 3.4.3 shows this efficiency factor for a 2 micron N-channel device 
used in the course of the experimental work. Several features of Interest 
are immediately visible: First, the efficiency factor ti is much less than 
unity. This implies that the substrate current is relatively insignificant in 
comparison to the total current in the channel, and as such does not 
affect the solution of the device equations. This is a factor that would have 
a strong bearing on substrate current modelling. Second, this impact 
ionisation efficiency factor can be, and has been efiectively utilised as a 
means of monitoring device degradation'*
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3.4.2. Substrate current at low drain voltages
Figure 3.4.4 Illustrates another outstanding feature of substrate current; 
tha t is the observation of Ig even when the total available drain to source 
potential is less than the ionisation threshold energy. Despite the dis­
agreement amongst the researchers on the exact value of the ionisation 
threshold energy, it almost certainly lies between the band gap energy of 
Si, Eg and 1.5Eg‘“'®"®’'‘^  The measurement results in flg. 3.4.4 clearly shows 
significant substrate current levels at a V^s level below this range^^’®®*. 
Since the total available potential energy due to the external applied bias 
is less than this threshold, one may conclude that some channel carriers 
may have gained their energies via a different energy gain mechanism.
It has also been commonly accepted that, while supply voltages are kept 
below the Si-SiOg energy barrier level hot-carrier device degradation would 
be prevented. Consequently it has been suggested that hot-carrier effects 
can be eliminated by reducing the drain bias (Vds) to below -3  Volts. At 
the same time, it has been reported that gate currents due to channel hot 
electron (CHE) injection can be observed even at a drain bias as low as 
2.7 Furthermore, it has been found that device degradation, in
particular transconductance degradation, can occur at drain biases as 
low as 2.5 V in the same way as that occurring at higher bias levels*®*'^ ; 
and since there is no apparent sharp cut-off in the behaviour of the 
degradation mechanism near the revised supply voltage (Vds=3 V), one 
may infer tha t device degradation due to hot carrier injection occurs as 
long as the electric field is sufficiently large and adequate energy supply 
is available.
A type of degradation was observed in the course of the experimental work 
on substrate current characterisation (Fig. 3.4.5). Output characteristics 
Changes were noted in some of the N-channel devices during integrity 
checks. Further study of the drain-substrate junction forward diode 
characteristics indicated a kink in the recombination process dominant 
area of the characteristics. This is thought to be due to an enhancement 
in the recombination process due to the establishment of a trap level in
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the mid band-gap, which is associated with the generation of interface 
states at Si-SiOg interface. These states are believed to be generated in 
the vicinity of the drain region by hot carriers which acquire sufficient 
energies to surmount the oxide potential barrier and are injected into the 
oxide.
There is also another phenomenon associated with the carrier Injection 
in the oxide, that is oxide trap charges. These produce a charged layer in 
the oxide and result in a shift in the threshold voltage and trasconductance 
of the device.
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3.4»3. Temperature dependence of substrate current
CMOS has been predicted to be the dominant VLSI technology in the 
1990’s and beyond. However, as the dimensions of devices are scaled 
down and chip size scaled up, some serious constraints are encountered. 
In particular the subthreshold current slope which determines how 
abruptly the device can be turned on and off, does not scale with device 
dimensions, and ultimately will limit how far supply voltages can be 
scaled. In addition, in submicrometer devices, large supply voltages are 
not feasible due to problems of punchthrough and hot carrier effects. 
Latchup is another serious concern, and is likely to become more of an 
issue as device dimensions become smaller. At the system level, inter­
connect delay may ultimately be the speed-limiting factor. Finally, power 
dissipation of the chip is also a concern along with the associated problems 
of electromigration in metal interconnects and problems in heat removal.
It has been recognized that operating CMOS at liquid Nitrogen tempera­
ture instead of room temperature will minimise or even eliminate most of 
these problems'®’®'"^®’ Some of the benefits of operating CMOS at low 
temperatures are well established; these include: Subthreshold slope 
increase; increase in the thermal conductivity of the P-type substrate by 
a factor of 5 (from 296K to 77K) which means devices can be operated at 
higher power densities at low temperature; decrease in the junction 
depletion leakage currents; and an improvement by a factor of -  4 in the 
low field mobility between room and liquid Nitrogen temperature (due to 
saturation velocity limitation however, this degree of improvement is 
reduced to about 2.5 fold at high fields).
However, in order to be able to use CMOS devices at substantially reduced 
temperatures, a  better physical understanding of how these devices 
behave at such operating conditions, in particular, hot carrier effects, is 
necessary. In this and the ensuing sections, the temperature dependence 
of short-channel CMOS devices are discussed and quantitively assessed.
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Figure 3.4.6 shows our room and low-temperature substrate current 
measurements for both high and low drain bias conditions. Rearranging 
our data in figure 3.4.6 to show changes in the ionisation efficiency with 
respect to temperature for both drain bias conditions reveals an unex­
pected phenomenon. Where as at high drain bias of 5.0 V (Fig. 3.4.7) 
negative temperature dependency is observed, and one sees, as expected, 
an increase in Ig with decreasing temperature; at lower drain bias of 
3.0 V (Fig. 3.4.8) a remarkable phenomenon occurs, whereby from a 
cross-over point on (V^over) one sees a strong positive dependency. Here, 
contraiy to expectation, Ig increases with temperature. In a similar but 
longer channel device, however, this phenomenon is not observed (Figs. 
3.4 .9  to 3.4.10).
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3.4.4. Voltage Crossover fVxoverl
Vxover is demonstrated in Figures 3.4.7 » 3.4.8 for one of the N-channel 
devices used in this dissertation. At large drain voltages, the substrate 
current Ig (Normalised to Ig to remove the temperature dependence of the 
channel current) for this device with L= 1.0 |xm, increases with decreasing 
temperature. However, at lower drain biases, the opposite is true. This is 
precisely the effect one would want in a CMOS technology designed for 
cryogenic operation, to avoid hot carrier degradation effects.
Vxoveris also plottcd versus for several N-Channel devices in Figure 
3.4.11^^^^l From this one may infer a power supply of slightly less than 
2V is required for a cryogenic CMOS technology designed so tha t hot 
carrier effects (as manifested by substrate current Ig) are no worse at low 
temperature than at room temperature. Other criteria may also be 
important when determining the reliabiliiy of a technology allowing scaled 
temperature and power supply. In particular, if one looks strictly at gate 
current and requires it to be constant as a reliability constraint, then the 
power supply may be considerably higher than 2V for a cryogenic tem ­
perature*®’'^ '.
It should be noted that Lau et al.'^’*®' demonstrate a phenomenon similar 
to Vxover 1%^ tholr descrlptlon of Ig/Ig versus inverse pinch-off field where at 
lower pinch-off field, Ig/Ig decreased as temperature decreased. However, 
it was not possible to determine the peak Ig from their data; nor was any 
explanation of the phenomenon given.
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3.5. M odelling S u b s tra te  Current in  MOSFET^s
3.5.1 . Perspectives of MOSFET modelling
MOSFET models can be classified as two or three dimensional Iterative 
models; analytical models; or empirical ones.
The Iterative MOS models are very helpful tools to study the physics of 
operation of the device. They also can provide an accurate ^ prediction of 
the characteristics of devices which cover a wide range of processing and 
geometrical parameters. Since Iterative numerical methods are used In 
these models, calculation of even a single operating point requires a great 
deal of computer time. Also, In order to obtain solutions In a reasonable 
time- scale, approximations are made which can obscure the physics. To 
use these models for circuit analysis Is therefore, often prohibited by their 
complexlly.
The empirical models consist of look-up tables of experimental data and 
represent another extreme In device modelling. When used In circuit 
simulation, these models allow the fastest computation. The development 
time for this type of models Is also minimal. The disadvantages of these 
models Include their limited valid range and flexibility. For even a minor 
change In the fabrication process, a new set of data tables has to be 
generated. The development effort Is thus excessive.
The analytical models fit somewhere between the two extremes. They are 
not as powerful as the Iterative models. However, by virtue of retaining 
the major effects while neglecting the minor ones, they are able to provide 
adequate accuracy within a reasonable range of variations of the para­
meters.
1 The accuracy of the 2 and 3D models depend strongly upon the assumptions made In the physical formulation of tlie model as well as the validity of the simplified boundary conditions and the Iteration algorithms used to obtain a converging solution.
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The mathematical simplicity of the analytical model also makes the 
physics of the device easier to understand. As a result, the relative 
Importance of the many device parameters encountered by device or 
circuit design engineers are readily appreciated.
The relatively large number of analytical MOSFET models proposed and 
Implemented In CAD Is evidence of their Importance. However, the ana­
lytical models are not Intended as a replacement for the Iterative models. 
The two types of models merely complement each other. In the 
development of an analytical model, for example, the simulation results 
from an Iterative model can be used to Implement an analytical model.
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3.5.2. The Lucku Drift Simulation of Substrate Current
Long channel MOS transistor behaviour at low temperatures is basically 
similar to tha t observed at room temperature'^’*^^ '^®’^ ®’; le. no anomalous 
effect such as the V^over Is observed In such devices. Hence, for years device 
physicists have been relying on long established classical theories of 
Impact Ionisation In semiconductors to predict and simulate device per­
formance characteristics for such devices. Where as prominent theories, 
such as those of Shockleÿ^'^' and B a r a t f a r e  quite adequate In dealing 
with the small scale Integration devices, they fall to predict the behaviour 
of today’s small geometry devices effectively.
The majority of models available for the prediction of substrate current 
In small geometry devices to date are based on Shockley’s lucky electron 
model, according to which the maximum energy an electron can acquire 
from the field as a result of Its journey through the channel Is limited to 
the maximum potential difference along the surface. Therefore, based on 
the lucky electron mode of transport, once the drain bias Is reduced below 
the critical energies (l.leV  for Impact Ionisation & 3.1 eV for Injection 
Into the gate oxide) the corresponding hot electron currents (lg& Iq) should 
drop very rapidly and no longer pose any problem.
In practice, however, as shown In the previous sections, the lucky electron 
model can not adequately explain the existence of substrate current at 
low drain bias nor the observed temperature dependence. In fact substrate 
currents due to Impact Ionisation have been reported at drain voltages as 
low as 0.9 which Is clearly In contradiction to the underlying
assumptions In Shockley’s theory, and models thereof.
Models based on Baraffs theory, on the other hand, fall to predict the 
temperature dependency of Impact Ionisation process In such small 
geometry devices. This Is well Illustrated by our room and low-temperature 
substrate current measurement results shown In figure 3.4.6.
Baraffs theory, as shown by Crowell and Sze*®’^ ®' (Fig. 2.2.2), predicts 
strong negative temperature dependency (Increased a with decreased 
temperature) In the low fields and weak negative temperature dependency 
in the high fields for the impact ionisation process.
In order to accurately predict the substrate current characteristics, 
models based on modified versions of the Lucly Drift theory were devel­
oped and Implemented as follows.
The lateral field data corresponding to the maximum current density path 
from an Iterative MOS simulator, MINIMOS'®’'*'** was extracted and utilised 
In a modified Implementation of the analytical theory proposed by Rld- 
leyi2 ,8i chapter 2) to model the substrate current characteristics. The 
following values were used In the computation of the model:
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Si Energy Band Gap Eg 1.1 eV
Optical Phonon Energy E^ p 63 meV
Ionisation Threshold Energy Ej 1.65 eV
Fig. 3.5.1 shows good agreement between the simulated and experimental 
results under various biasing conditions despite the simple approach used 
by the model (Eq. 3.5.1). Chllds^ '^^^  ^modified version of the lucky drift 
theory, which Includes the spatial variation of the electric field over an 
Ionisation mean free path (Eq. 3.5.2), was Implemented to look at the 
simulated temperature dependency of the substrate current.
In the Lucky drift theory developed by Rldley^’®^ the electrons that con­
tribute to the Impact Ionisation process are those that are lucky enough 
to escape all momentum relaxing collisions and hence performing a lucky 
ballistic flight; upon malting the first momentum relaxing Interaction with 
the lattice, however, the electron drifts to the Ionisation threshold energy 
by avoiding energy relaxing collisions, hence Lucky Drift Assuming
88
- 2-  
-3- 
-4- 
-5- 
3  - 6 -  
I  -7- 
- 8-  
-9- 
- 10-
COMPARISON OF MEASURED & SIMULATED I b 
N-CHANNEL 1 Micron
Vds = 6.5 V
Vds = 5,0 V
Vds = 3.0 V
1.00 2.00 3.00 4.00 5.00
VQs(Volts)
6.00 7.00
LD SIMULATION MEASURED
Fig. 3.5.1
89
parabolic energy bands and constant mean free path, the probability of 
an electron achieving the ionisation threshold energy within a distance 
of Zj is given by;
.2; / ( (Zf + Z)\ ...3 .5 .1lonisationProbability = J expf - —I expl  —  I dz
where K and are the mean free paths for momentum and energy relaxing 
collisions respectively, X^  is a function of the electric field e and tends to 
be much greater than X. Hence the electron achieves the ionisation 
threshold energy predominantly by the Lucky Drift process.
In the modified luclg drift theory of Childs‘S’® th e  spatial field variation 
within the ionisation mean free path is included in the lucky drift 
expression and the above expression is transformed into:
lonisationProbability = J exp| -  ^  j exp| -  j*Z\ ( r^’2rEidz\dz ...3.5.2qXh{z) X
The above expression gives the probability of an electron drifting to the 
ionisation threshold energy fi-om any point along the channel. Therefore, 
to evaluate the total impact ionisation current all such attempts m ust be 
accounted for.
The temperature dependence of substrate current was also simulated 
using the modified Lucky Drift theory. Here the analytical expression for 
the optical phonon scattering mean fi*ee path, given by in the form
of X = was used to incorporate the temperature dependence of
X into the model. Again there is excellent agreement between the simulated 
and measured results in the high drain field case (Vds = 5.0 V) (Fig. 3.5.2). 
Under the low bias conditions (Yds = 3.0 V), however, the positive tem ­
perature dependency (V^over) observed in the measurement results (Fig. 
3.4.8), could not be simulated directly using equation 3.5.2. However, as
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pointed out by Ridley, electrons do not travel in a luclty drift flight from 
zero energy, but from a "thermalisedC energy which at present is not 
included in our model.
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3.5.3. Simulation of the Positive Temperature dependency in
substrate current using a modified Lucky Drift Model
The lateral field data corresponding to the maximum current density path 
from a MOS simulator, was extracted and utilised In an
Implementation of the Luclg Drift model based on the assumptions made 
by Hennlng*^’®®^ to model the positive temperature dependency of substrate 
current observed In the small geometry MOSFET’s.
In his approach Hennlng‘^ ’°®^ used the luclty electron concept, however 
Instead of starting at the bottom of the conduction band, he allowed the 
carriers to have a Maxwellian energy distribution. He assumed the effective 
temperature of the distribution to be related to the local electric field £„ 
and derived an effective temperature given by equation 3.5.3.
r . . , |
' !..
 ^1 +
2-1
...3.5.3
Where 8n Is the field along the current path, and Vg Is the velocity of 
longitudinal sound In semiconductor.
This energy distribution Is then propagated along the channel by a luclty 
electron mode of transport (see fig. 3.5.3), yielding Ionisation rates and 
a resulting substrate current defined by:
E \ ...3.5.4
kT.
Where Is the mean fi*ee path for Impact Ionisation, E^ ut Is the cut off for 
the MB distribution and x^ p, x,p etc. are depicted In figure 3.5.3.
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Based on our observations, however, the lucky ballistic mode of transport 
contributes veiy little to the elevation of carriers to high energy levels. 
Therefore, equation 3.5.4 was modified by substituting the lucky electron 
term with the modified lucky drift term (equation 3.5.5).
c
z { Z j - Z ) 2 r E r  e x p -~ e x p - qXe{z) ViAz){kT^) kT.
dz
T
...3.5.5
...3.5.6
The simulation results are shown in Figure 3.5.4. and correctly predict 
the positive temperature dependency observed in the experimental data 
(Fig. 3.4.8).
Another distinctive feature of this approach is the need to truncate the 
MB distribution at a value Ecuf Ridley®’®^ with the relation of momentum 
relaxation time to energy relaxation time in mind, suggested that Ecut<3qXe 
is the bound for considering whether carriers in the high field regime 
thermalise and participate in the impact ionisation process.
The measurement results on the temperature dependency of the substrate 
current suggested that another energy gain mechanism besides the 
electric field contributes to the impact ionisation process in small geometry 
devices. The above simulation results implies that one such possible 
source of energy could originate from the carriers thermal distribution. 
Figures 3.5.5(a) and 3.5.5(b) demonstrate how the affiliation of a Max- 
well-Boltzmann (MB) thermal distribution to the channel carriers can 
explain the observed positive temperature dependency (V^over)- In Figure 
3.5.5(a), the MB distribution for a field of 10^  V/cm is compared for 
T=77K and 300K. As expected, the peak moves closer to the band energy 
minimum at lower temperature. At both temperatures, however, signifi­
cant area of these normalised distributions lie below Ec^ t- Taking into 
account the fact that the higher field corresponds to a higher drain bias 
which in turn indicates the availability of greater ionising potential in the 
channel, it becomes obvious that most of the carriers below Ecut will
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participate in impact ionisation. Since the area under the curve for 77K 
up to Ecut Is significantly greater than for 300K, Ig will also be greater at 
77K even apart from the considerations due to the increase in X at lower 
temperature!
Figure 3.5.5(b), demonstrates the situation for small drain bias. Here, 
due to the lower ionising potential available, carriers hot enough to 
contribute to impact ionisation lie only in the tail of the MB distribution. 
Also since the available potential is low, only hot carriers near Ecut will 
reach the ionisation threshold energy. Hence, since the area under the 
tail decreases with temperature then Ig will also decrease with tempera­
ture. Thus, the prediction of V^over Is made, just as was measured exper­
imentally and demonstrated using a modified Lucky Drift model.
The above energy gain mechanism becomes more significant as channel 
length becomes shorter. Under such strongly divergent fields, therefore, 
hot electron constraints may be reduced when devices are operated at 
lower supply voltages and low temperatures.
A model thus formulated allows the prediction of substrate current for 
Vgs less than the ionisation threshold. At the same time, it allows pre­
diction of Vxover» both of which are essential to explain Ig observation.
1 Only carriers with energies in the range of E^ ut > E > Eg -   ^ are expected to conti ibute to tlie impact Ionisation
process. The portion of the MB distilbution that lies between tliese upper and lower limits of the 2"‘* integral in equation 3 .5 .5 , which defines the MB temi, reduces in size with decreasing temperature. Tliia in turn lowers the number of carriers capable of participating in tlie Impact ionisation process (hence positive temperature dependence). On tlie other hand the mean free path for carriers, X, increases monotonically as temperature is decreased, tlierefore, the Luclty Drift probability and thus tlie impact ionisation rate increases wltli decreasing  temperature (hence negative temperature dependence). Thus tlie impact ionisation rate is controlled by the Lucky Drift as well as the MB probability terms in equation 3.5.5, and tlie polarity of tlie temperature dependence em anates from these two competing mechanisms. If the energy distribution term changes more rapidly tlian tlie LuclQT Drift term, we have tlie prediction of Vxovcr. Just as is observed experimentally.
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Chapter 4
M easurement of lo in  CMOS FET’s
4 .1 , In trodu ction
In recent years, interest in hot-carrier injection currents in MOS devices has 
increased due to advances in device concepts and technology. It is well known 
that device degradation is initiated by injection of hot carriers into the gate 
oxide. However, it is still unclear whether the degradation is predominantly 
caused by hot electrons or hot holes, or both; what the main roles of hot 
electrons and hot holes in the degradation processes are; and how the trapped 
carriers and the generated traps affect device characteristics such as 
threshold voltage, transconductance, and subthreshold slope.
Present understanding of the characteristics of the gate current and its 
dependence on device parameters is limited. Data is found frequently at high 
biases or for particular structures, but rarely in actual devices at realistic 
bias. Models tend to be based on empirical relations, rather than physical 
understanding. This is due mainly to the complexify of the phenomenon 
from both the experimental, and theoretical points of view. Experimental 
problems arise from the low level of the injection current (10 ® - 10’^ ® A), 
making it difficult to perform a direct dc measurement over the full current 
range. In addition, the onset of measurable currents requires high electric 
fields leading to trapping, interface generation in the oxide, and local heating 
effects during the measurements. Theoretical difficulties arise from the 
two-dimensional nature of the transport problem and the lack of adequate 
independent experimental techniques to determine hot-electron distribution 
in MOS devices.
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It Is with this realisation that a better qualitative understanding of the gate 
current sources and processes becomes imperative. The exploration of 
MOSFET gate current at realistic operating biases and low temperature is 
thus the principle focus of this chapter.
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4 .2 . E x p erim en ta l M ethodology
Since the emission rate of carriers into the gate is often far less than levels 
standard equipment can measure conveniently, several novel techniques 
have been employed in the measurement and characterisation of gate current 
phenomena.
Direct measurement is by far the simplest technique, and has frequently 
been used by researchers in this One major drawback, in
this case however, is that either large biases or extremely short channel 
devices m ust be used in order to generate sufficient gate current that can 
be measured by conventional equipment. Such extremes lead to device 
degradation during the course of measurement. More important, they do not 
provide a good foundation for modelling and design of actual devices at typical 
operating voltages.
Others^ '^^^  ^have utilised the EPROM’s (Erasable Programable Read Only 
Memory) floating gate technology to monitor injected gate carriers over long 
periods of time, and hence gain sensitivity. Eitan et. first used the
FAMOS EPROM to measure injected gate currents into the floating gate. 
Using the analytical equations relating measured threshold voltage changes 
to floating gate charges, they were able to plot 1q versus Vqs for fairly typical 
drain biases. However, the analytical expressions could give rise to errors in 
some of the capacitance values critical to the gate current extraction. 
Moreover, the device was susceptible to degradation during the course of 
measurement. Since the degradation, for example in terms of threshold 
voltage shift, directly affects the calculation of 1^  and Vqq, the applicability 
of the technique is reduced.
Nissan-Cohen'^ ®®^ used a variation of this floating gate technique, adding a 
second device in parallel to the device under stress, to monitor and separate 
out the effects due to degradation. However, only biases in excess of 6V for 
a 250 Â oxide thickness were investigated, which are not truly representative 
of those seen in normally-operated devices. Also he neglected a large portion 
of the capacitance on the floating gate coupled to the device substrate which 
leads to inaccuracies in both Iq and Vqs extraction.
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Gaensslen et. used a floating gate technique without the EPROM
structure, shown schematically in F igu re  4.2. i . With fine probes positioned 
on the contact pads on the device substrate, they were able to apply bias to 
the device and measure its transconductance curve for a given drain bias, 
as shown in F ig u re  4.2.2. Having thus established a baseline for the device, 
they applied constant gate and drain biases at values of interest, and 
monitored 1^  versus time. At an arbitrary time t=0, the gate probe was lifted. 
The increase or decrease of 1^  was then attributed to chemges in gate potential 
caused by gate current emission from the device channel according to the 
following equation where Cq is the gate capacitance.
A die d t
F ig u re  4.2.3 depicts a typical 1^  time monitor curve, indicating the electron 
gate current for this N-channel device. The characteristics may be interpreted 
as follows; At time t=0, the gate probe is lifted. As electrons are injected over 
the Si-SiOg barrier onto the floating gate electrode, they lower the gate 
potential. Such a potential drop affects the conduction channel and 
decreases the drain-to-source current in the device, allowing one to plot 1q 
versus Vqs through the use of time as a third variable parameter. Hole current 
Injected into the gate oxide and collected by the gate electrode would give 
rise to a potential increase on the gate, and increases the channel current 
with time. As Sask et al.^  ^®' suggested, the entire 1^  versus time curve may 
be used to derive the entire lo(t) versus Vos(t) curve. From the practical point 
of view, however, the Sask’s extension of the Gaensslen technique cein only 
be used at relatively high 1q values. This is due to the time needed to collect 
the gate charge. At low 1q values the time to collect sufficient additional charge 
on the floating gate to cause significant Vos shifts could be extremely long, 
such tha t degradation could have a significant effect on the authenticity of 
the measurements.
It is worth noting that the above floating gate measurement techniques can 
only measure the net charge collected by the floating gate. This makes the 
task  of separating hole and electron components of the gate current, which 
is essential for accurate simulation, veiy difficult.
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Schematic of the floating-gate measurement technique
Fig. 4.2.1
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The typical versus time characteristic can be broken down in several 
regimes as follows (see Fig. 4.2.4), Immediately after the probe has been 
lifted at t=0, there is a fast transient ,only a few seconds long, which is 
attributed to the capacitative redistribution of the gate charge due to the 
withdrawal of the gate probe, which itself has a capacitance -  a pF. Finally, 
the drain current exhibits the expected characteristic, which is indicative of 
the net charge emitted onto the gate pad. The slope of the last regime provides 
the dlo/dt component of equation 4.2.1.
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4.2.1. Measurement techniques
Figure 4.2.5 Illustrates the experimental set-up employed for direct 
measurement of the gate current. An array of N-channel devices with 
various dimensions of W/L= 100/0.75 - 100/5 in pm and gate oxide 
thlclmess of 208 Â were used. Wafers containing the test devices were 
placed on the vacuum chuck of an Isolated micro-probe station. An 
HP4140 semiconductor parameter analyser was used to bias the devices 
and measure their terminal currents.
The floating gate measurements were performed using the Isolated 
mlcro-probe station together with a micro computer to which a purpose 
built 14 bit analog to digital converter was attached. Dry nitrogen was 
blown on the device under test to minimise surface leakage. With the aid 
of the appropriate software, this automated set-up was capable of applying 
bias to the device under test, as weU as collecting and processing of data.
The low temperature floating gate measurements were conducted using 
a suitably modified stage for the micro-probe station (see Fig, 4.2.6). This 
consisted of a solid brass stage through the centre of which a series of 
deep spiral groves were machined. The top surface was then sealed with 
a thin Copper sheet to enhance the thermal conductance of the stage. 
Measurement temperatures were achieved by controlling the flow of liquid 
nitrogen through the stage and monitoring the stage temperature via a 
suitably placed thermocouple. The micro-probe Isolation box was purged 
with dry nitrogen prior to and during the cooling process In order to 
minimise surface leakage.
Subthreshold characteristics, with source-drain in both the forward and 
reverse configurations, were taken periodically during the measurements 
in order to monitor device degradation, since the subthreshold regime Is 
particularly sensitive to changes in the Interface affecting channel carrier 
mobility, or trapped charge In the insulator affecting device threshold.
Since Id was constant for t<0 after the Initial small change due to heating, 
surface mobility changes are not responsible for any changes in the 
observed Id versus time characteristics. Surface leakage currents were 
also ruled out by monitoring Id versus time over a time period (-15 minutes )
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while the device surface was purged with dry nitrogen. This test served 
to check for leakage off the gate through surface conduction. A similar 
test with the source probe up, was conducted for the additional leakage 
from drain to gate, not due to channel hot carriers. These tests showed 
such leakages to be less than ~8 x 10'^ ® A.
Having obtained the Id versus time plots, the gate voltage and gate current 
values were extracted as follows; Appropriate numerical software routines 
were written (see appendix I) to generate the dlo/dt data, ie the slope of 
the Id versus time plot, and hence Io(t). The transconductance data(Fig. 
4.2.2), was used to interpolate lD(t) and hence VcsCt). The combination of 
these procedures produced a set of Io(t) versus data. Comparison 
of the floating gate results (Cg= IpF) with the direct method gave excellent 
agreement over the common range of measurements (see Fig. 4.2.7).
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4 .3 . E x p erim en ta l R esu lts  a n d  D iscu ssions
4.3.1 . Gate current characteristics
The floating gate measurement data obtained by the above method, is 
presented in Figure 4.3.1. The characteristics in Fig. 4.3.1, shows the 
three features depicted in Figure 1.5.1, namely, DAHH, DAHE and CHE 
dominated portions of the curve. These features may be explained as 
follows. For a given drain bias, as Vqs is increased above threshold the 
generation of impact ionisation electron-hole pairs increases, as explained 
previously. WhÜe the gate bias is low, the electric field in the oxide will 
point favourably for hole injection. Because of the large barrier to holes, 
however, most of them wifi scatter off the interface and eventually be 
collected by the substrate. ‘ As the gate bias is increased further, the point 
in the channel at which the field is favourable to electron injection moves 
nearer to the drain. Also, because the barrier to electron emission is much 
less than  that for holes, the net gate current changes fi*om holes to 
electrons. This explains the relative values of the DAHH (Drain Avalanche 
Hot Holes) and DAHE (Drain Avalanche Hot Electrons) curves in the 
characteristics. This is schematically represented in Fig. 4.3.2(a).
As Vqs increases further two things occur. First, substrate current 
decreases due to the decrease of the peak channel field near the drain. 
This explains the roll-off of the DAHE curve. However, the point in the 
channel at which the field is favourable to electron injection is now quite 
close to high field region near the drain. Hence the channel carriers can 
substantially increase their emission probability. These features, which 
are depicted in Fig. 4.3.2(b), explain the increase of the CHE (Channel 
Hot Electron) part of the characteristics. As Vqs becomes greater than V^s. 
the field in the channel diminishes further, causing the channel carriers 
energy distribution to decrease in energy. This continued decrease 
eventually reduces the emission probability, resulting in the decrease in 
the CHE component of gate current.
1 In scattering oflf the Interface, some may breali an Interface bond, forming an Interface state.
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In the region where both hole and electron currents reach a minimum 
(~Vgs=2 V) holes and electrons are injected simultaneously into the oxide 
and trapping of injected electrons on trapped holes, and /o r the simul­
taneous presence of both types of currents, accounts for the zero net 
current'^’*®^ This condition is reported to generate the maximum 
degradation in the device.
The peak hole current is about 3 orders of magnitude smaller than the 
peak electron current. This could mainly be due to the higher potential 
barrier for holes at the Si-SiOg interface, which is approximately 4.9eV as 
compared to only 3.2 eV for electrons.
In order to investigate the possibility of the Auger process (Fig. 4.3.3) 
being responsible for the Channel Hot Electron (CHE) emission into the 
gate, particularly in the low field regime (V^ s ~ 3V), where this mechanism 
is thought to be important'^’®®^ gate current measurement results were 
plotted against the Auger product n^p (or l^ l^g for the considered process 
here) (Fig. 4.3.3 a & b). The Auger process parameters are deduced from 
the following three processes that could lead to the Auger recombination.
Auger Process Process Parameter
From Rlcco et. Al.‘^ ’®®* one would expect to see a unity slope relationship 
on a log-log plot for this mechanism. For devices in this work, under both 
low (Vds=3V) and high field (Vds=5V) conditions, however, no such linear 
relationship is observed. Furthermore, plotting 1q versus the Auger 
products for the other possible processes depicted in Figure 4.3.3, yields 
results similar to those in Figure 4.3.3 a & b, and show no correlation 
between 1q and Auger probability. Thus, Auger assisted processes do not 
seem to contribute to the injection process.
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Fig. 4.3.3.
Schematic of the Auger emission mechanism in an N-Channel MOSFET
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Since the secondary carriers are also believed to contribute to the gate 
current (DAHC regime), let us consider an impact ionisation event in the 
device channel, resulting in the formation of an electron-hole pair. Let the 
pair start their journey with no extra kinetic energy; that is, assume tha t 
any remaining energy either stays with the impacting carrier, or is emitted 
as photon. Now let us assume that the electron, for instance, is transported 
ballisticaUy to the insulator interface, along the Unes of the electric field. 
If the potential gain along this path is less than the potential barrier at 
the interface, then no emission would be possible. However, the experi­
mented results clearly shows the existence of such emission in the Drain 
Avalanche Hot Carrier (DAHC) regime. One is therefore, led to two possible 
conclusions: First, the secondary carriers may not begin with zero kinetic 
energy, but with some elevated energy beyond the respective band minima. 
Second, the generated charge pair may acquire an energy distribution in 
being transported to the interface along the lines of high electric field. It 
is not possible to readily distinguish between these two means of energy 
gain, however, studying the temperature dependencies of the gate current 
may somewhat clarify the situation.
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4.3.2. Temperature dependence of gate current
Channel Hot Electron (CHE) injection has been essentially regarded as 
the main contributor to the injection of carriers into the gate electrode, 
and numerous models based on Shockley’s Lucky Electron (LE) model 
have been developed to simulate this phenomenon.
Figure 4.3.4 depicts the scattering mechanism for channel hot carriers. 
At a point x along the current contour in the device channel, the energetic 
carrier is to scatter off an optical phonon. The scattering with optical 
phonons, which are assumed to be responsible for the momentum changes 
in channel hot carriers, is predominantly isotropic. However, only carriers 
with the appropriate momentum (roughly toward the interface) may reach 
the interface. Those carriers with energies in excess of the barrier height 
are then, if the oxide field is favourable, swept over the barrier and collected 
by the gate electrode.
On the other hand the scattering rate increases with increasing electron 
energy, due to the increase in the density of states, but decreases with 
lattice temperature due to the exponential decrease in the number of 
optical phonons. This is reflected by an increase in the mean free path
for scattering, X, given by X = Xotanh^^^
Clearly the injection of channel carriers into the gate is dependent upon 
several competing processes. On the one hand the carriers that arrive at 
the drain region m ust posses the right momentum in order to propel 
towards the interface barrier and inject into the gate. It is also true that 
optical phonon scattering is an important process in defining the 
momentum, and therefore, the final destiny of the carrier. At the same 
time the reduction in the number of optical phonons with temperature 
and the resulting increase in the mean free time between scattering events, 
results in an average increase in the energy distribution of the channel 
electrons; which in turn enhances the injection probability.
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Our gate current measurements at various temperatures (Fig. 4.3.5) show 
a negative temperature dependency in the Channel Hot Electron (CHE) 
portion of the gate current characteristics, ie. increase in gate current 
with decreasing temperature. The following analysis describes the 
Channel Hot Electron injection regime in more details.
The gate voltage affects both the lateral field and the interface potential 
barrier in the pinchoff region. For a given value of drain bias V^s at low 
gate voltages, Vqs < V^s, the oxide field inversion point X| (where the oxide 
field changes from being unfavourable to electron injection to favourable) 
lies within the effective channel length L^ ff, ie. X| < Lgff. In this range, 
injection is dominated by hot electrons in the relatively low lateral field 
region near the pinchoff point. As Vqs is increased, the average lateral 
field between the channel and the drain decreases. However the energy 
distribution of hot electrons available for injection is increased due to the 
shift in X, towards the drain with Increased gate voltage. As a result, part 
of the distribution of electrons available for injection is positioned in a 
higher lateral field region, leading to a rapid increase in injection current.
This rise in current continues until X* = Leff. From this point on, corre­
sponding to the range Vqs > V^s. the hot electron distribution is subjected 
to the reduced lateral field near the drain which decreases with further 
increase in Vqs. Hence in this region, one observes a decrease in gate 
current due to the decrease in the lateral field. The electron injection 
current can, therefore, be divided into two regions as a function of gate 
voltage.
First region corresponding to Vqs < Vds OQ < Leff) bias conditions, in which 
the injection current is limited through the confinement of the hot-electron 
distribution to the low lateral field region by the lateral variation in 
potential barrier height. Second region corresponding to Vqs > (Xj ~ 
Leff), in which the current is limited due to the decrease in energy of the 
hot-electron distribution through reduction of the average lateral field.
Increasing the drain voltage for a given value of gate voltage results in an 
increase in the average lateral field. The impact of this increase in lateral 
field on gate current will again depend upon the range of Vqs. For < 
Vds (Xf < Leff), an increase in causes a simultaneous shift of the pinchoff
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point and the field inversion point along the interface towards the source. 
As a result, while the average lateral field in the channel increases, the 
electric field between Xj and the pinchoff point to a first approximation 
remains unchanged. Since injection is limited to the region between the 
end of the channel and X,, and both the length of this region and the 
lateral field across it remain constant, the gate current is expected to be 
Independent of Vog. In the range Vqs > Vpg (Xf ~ Leff), the increase in V^ g 
leads to an increase of lateral field in the injection region , resulting in an 
increase in the gate current due to an increase in the average energy of 
the hot electrons.
It is thought that the increase in the mean free path for scattering, X, 
given byX = Xotanh^  ^  j is responsible for the increase in the average energy
of the electrons, which in turn increases their injection probability. The 
Vqs > Vpg portion of the characteristics also shows an increase with 
decreasing temperature due to the same process.
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4.4. M odelling The G ate Current C h a ra c teris tics
While studies of the gate current in MOSFETs were initiated as early as the 
late sixties''*’®’, only recently have serious attempts been undertaken to 
understand it. Reasons for this sudden uprising interest on the gate current 
include the discovery that long-term reliability of short channel MOSFETs 
suffered as a result of the gate current'*’®’; and also the utilisation of Channel 
Hot Electrons (CHE) in programming of EPROM’s.
Despite many proposed models to date, a proven analytical model that can 
explain the dependence of the gate current on various operating parameters 
such as bias and temperature is still not available.
4.4 .1 . The Lucky Drift Simulation of Gate Current
The lateral field data fi*om MINIMOS'®’'*'*’ simulations were used in a one 
dimensional implementation of the modified version of Ridley’s'®’®’ Lucky 
Drift theoiy to model the temperature dependency of the gate current (see 
section 3.5). The following values were used in the computation of the 
model:
Xq 75 Â
Si-SiOg Barrier Height for Elec­
trons
3.2 eV
Si Energy Band Gap Eg 1.1 eV
Optical Phonon Energy E^ p 63 meV
Ionisation Threshold Energy E] 1.65 eV
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The results indicated a negative temperature dependency (Fig. 4.4.1) that 
agreed well with the experimental results (Pig 4.3.5). This negative 
temperature dependency emanates from the increase in X as temperature
is reduced according to X = Xgtanh^^j, and leads to an increase in the 
average energy of the electrons.
In the Lucl(y drift theoiy developed by Ridley'®'®’, the electrons that con­
tribute to the impact ionisation process are those that are lucky enough 
to escape all momentum relaxing collisions and hence performing a lucky 
ballistic flight. Upon making the first momentum relaxing interaction with 
the lattice, however, the electron drifts to the ionisation threshold energy 
by avoiding energy relaxing collisions, hence Lucky Drift These processes 
define the behaviour of the carriers in the channel. The injection of 
electrons into the gate is not entirely dependant upon the energy the 
carrier possesses but is also dependent upon the direction of the oxide 
field. In order to incorporate this spatial dependency into the model, the 
potential profile data from MINIMOS'®’'*'*’ was included. A comparison is 
then made, at each point along the channel, between the potential in the 
channel and that of the gate. In the region that the oxide field favours 
electron injection, a constant potential barrier of 3.2 eV for electron 
injection is computed. In the cases where channel potential is dominant, 
ie. unfavourable to electron injection, the degree of opposition to electron 
injection is dependent upon the difference between the two potentials. 
This dependency factor had to be included in order to simulate the gate 
current characteristics.
Comparison of the experimental results at 300K with the simulated results 
from two versions of the LD model, namely one based on Ridley’s'®'®’ LD 
theoiy, and the other based on Childs'®'®*’ modified version of the LD 
theoiy, indicated that Ridley’s assumptions result in a gross over esti­
mation of the gate current. (Fig. 4.4.2) This is due to the fact that in 
Ridley’s theoiy’®'®’ spatial variation of the electric field over an ionisation 
mean free path is ignored. The simulated results from our model that 
included the modified ionisation probability for the lucky drift expression 
produced good agreement with the measurement results (Fig, 4.4,2).
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COMPARISON OF MEASURED & SIMULATED Ig
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Chapter 5
Summary, Conclusions & Suggestions for 
Future Work
As device dimensions are reduced to l\im  an below, high field effects and 
the resulting hot electron phenomena play an important role both in 
determining device performance as well as long term reliability. In view of 
the detrimental efiects of the hot electron phenomenon and its consequential 
effects such as the impact ionisation process, it is important to characterise 
these phenomena in order to fully realise their implications in the small 
geometry devices.
To this end, MOSFET substrate current has been characterised over a wide 
range of channel lengths, bias voltages and operating temperatures. These 
characterisations present two important observations. First, substrate 
current has been observed even when the drain-to-source bias is less than 
the ionisation threshold. The physical implication of this observation is that 
channel carriers that contribute to this phenomenon could not have started 
a t the bottom of their energy band, but must have possessed some initial 
kinetic energy above the band minima.
Secondly, if the drain-to-source bias is low enough, substrate current can 
be observed to decrease as temperature decreases. This result runs in 
contradiction to one’s expectation based on simple considerations. That is, 
when temperature decreases, one expects the mean free path of a carrier to 
increase. When the mean free path increases, the carrier’s average kinetic 
energy should increase, leading to a greater probability of achieving the 
ionisation threshold energy to break a Si-Si bond.
130
The characterisation has therefore, demonstrated a possible limit on power 
supply voltages (Vxover)* This is mainly inferred from the relationship between 
Ib and device degradation. These observations also indicate that design and 
realisation of a reliable, sub-micron low temperature CMOS technology 
should not be hindered by the requirement of an excessively low power supply 
voltage. The observation of substrate current at low bias conditions also 
suggest tha t carriers that contribute to the impact ionisation process can 
have energies significantly beyond their band minima, perhaps, due to 
equilibrium between carrier kinetic energy and lattice phonons.
Original measurements of N-Channel MOSFET gate current have been 
presented at drain and gate biases typical of normal device operation, and 
a t low temperatures. The results are consistent with previous data at higher 
Vds- Based on these results. Auger processes have been eliminated from 
consideration as contributing factors to MOSFET gate current.
It has been the prime objective of this work from the outset to concentrate 
on the study of N-channel devices. This is primarily due to the fact that 
N-channel MOSFETs are more prone to hot electron efiects, and therefore, 
studies in the nature of this enhanced susceptibility could prove to be more 
fruitful.
Although common sense would suggest the use of identical devices for both 
substrate and gate current studies, due to the fact that mechanisms that 
give rise to each of these phenomena emanate from totally different physical 
origins, this was felt unnecessary.
The substrate current results from carriers which gain their energies from 
lucky drift process combined with the initial Maxwellian thermal distribution 
of the carriers, whereas the gate current carriers gain their energies from a 
luclcy drift type of transport. Also the low injection levels of gate current 
dictate the use of wider channel devices in order to enhance the measurability 
of this phenomenon.
A model to simulate both substrate and gate currents based on the analytical 
Lucky Drift theory proposed by Ridleÿ^ '®  ^has been implemented. The model 
appears to account veiy simply and yet accurately for the experimental data 
in all cases. Lucky Drift mechanism appears to be promising as a convenient
theoiy for analysing device structures, since it only requires the input of 
three quantities: the ionisation threshold energy Ej, the phonon energy Eqp, 
and the mean free path X. The model incorporates scattering of channel 
electrons in a more physical fashion than used by other researchers, which 
leads to a better understanding of the mechanisms involved.
In addition to the above, a model based on the Luclqr Drift propagation of 
the Maxwellian thermal distribution of the channel carriers was developed 
to simulate the positive temperature dependency observed in the experi­
mental results. A model thus formulated accomplishes several goals. The 
energy distribution allows prediction of substrate current for V^s less than 
the ionisation threshold. At the same time, it allows prediction of V^over- Both 
of which features are essential to explain the Ig observations, particularly at 
low bias and low temperature. Fast computation time is maintained through 
the use of analytic expressions for the energy distribution and its mean 
energy. More of the physics of the situation could be included by using the 
full scattering times in the derivation of the energy distribution. More 
importantly, the model has no fit parameters; iT^  ^ applicable to standard 
CMOS technology over a wide range of temperature, bias, and channel length; 
and because the model is field based, it is expected to be applicable to other 
source-drain MGS technologies.
The emission probability based on the original lucky drift expression sug­
gested by Ridley*®’®^ was found to over estimate the gate current substantially. 
This is due to the fact that Ridley’s treatment ignores the spatial dependencies 
of the electric field over a mean free path. In the new generation of sub micron 
devices, however, the electric field varies substantially within several ioni­
sation mean free paths. This shortcoming, however, was rectified by the 
inclusion of the modified lucky drift term proposed by Childs'®’®^*. This 
confirms the importance of accounting for the Dead Space in considering 
hot electron efiects.
There are several areas where hot electron considerations will become 
important in the future. The anisotropy of the band structure will clearly 
assum e new importance as devices become smaller, so that transit-times 
become of the order of scattering times and contact efiects become more 
important than bulk efiects. As devices become smaller such efiects as 
velocity overshoot will become more important and need to be considered.
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Transport across interfaces and along surfaces will become increasingly 
significant and quantum efiects will become more important as device sizes 
shrink.
Since the ratio of drain current to gate current is of the order of 10*^ , it is 
not expected that even supercomputers will be able to simulate all the hot 
carrier efiects such as drain current, substrate current, gate current, and 
insulator trapping, in a MOSFET in the near future. However , if such 
computing power becomes available! Monte Carlo* ’^®^’ should become the 
method of choice, since it will allow the full incorporation of the band 
structure, and thus transport phenomena as a function of energy and 
momentum.
An Increase in the computing power to tlie ordei- of 10® is required before tliis can be aclileved.
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lOREM STAGE 1 PROGRAM FOR DATA TABLE GENERATION.
20M0DE7 
25@%=&090A 
3 0  )K CLOSE 
40REM
50REM M O D IF IE D  FOR ADFS 1 2 / 6 / 8 9  -  MUST RESID E IN  D IR  $ ,  AND NEEDS D IR  IN F IL E S  
TO BE A V A IL A B L E .
60REM SECT A DATA ENTRY
7 0 *A D F 5
8 0 * D I R  $
9 0 JJ% = 0
1 0 0 P R I N T T A B ( 4 , 2 ) C H R $ f1 4 1 ) ; C H R $ ( 1 3 4 ) ; " S t a g e  1 D a t a  G e n e r a t i o n "
1 1 0 P R I N T T A B ( 4 , 3 ) C H R $ ( 1 4 1 ) ; C H R $ ( 1 3 0 ) ; " S t a g e  1 D a ta  G e n e r a t i o n "
1 2 0 P R IN T T A B ( 1 , 6 ) " D e v i c e  t y p e  ( N / P )  c h a n n e l " ;
130REM R E P E A T :A $ = G E T $ :U N T IL  A $ = " N "  OR A $ = " P "  OR A $ = " n "  OR A $ = " p "  
1 4 0 R E P E A T :A $ = G E T $ :U N T IL  A $ = " N "  OR A $ = " n "
150REM P CH NOT CURRENTLY SUPPORTED.
1 6 0 I F  A $ = "p "T H E N  A $ = " P "
1 7 0 I F  A $ = "n "T H E N  A $ = " N "
180C H$=A$
1 9 0 P R I N T T A B ( 2 8 , 6 ) ; C H $ ; " C h " ;
2 0 0 P R IN T T A B (1 , 8 ) " D e v i c e  S i z e  ( l - 9 u m ) " ;
2 1 0 A $ = G E T $ : A A% =A SC (A $):A A % =A A % -48  
2 2 0 1F AA7.<1 OR AA%>9 THEN 2 0 0  
230SZ%=AA%
2 4 0 P R IN T T A B ( 2 8 , 8 ) ; SZ%; "  urn"
2 5 0 P R IN T T A B (1 , 1 0 ) " D r a i n  V o l t a g e  ( 0 . 1 - 9 . 9 V ) " ;
2 6 0 A A $ = " "
270REPEAT
280A$=G ET$
2 90A A % = A S C (A $ ) :A A % = A A % -48
3 0 0 I F ( A A ‘/.<0  OR AA%>9) AND ( A A 7 . 0 - 2 )  AND ( A A 7 . 0 - 3 5 )  THEN 2 8 0  
310A A $= A A $+ A $
3 2 0 U N T IL  L E N ( A A $ )= 3  OR A $ = C H R $ (1 3 )
3 3 0 I F  M I D $ ( A A $ . 2 , 1 ) < > " . "  AND M I D $ ( A A $ , 2 , 1 ) < > C H R $ ( 1 3 )  THEN 26 0  
3 4 0 S V = ( A S C ( M I D $ ( A A $ , 1 , 1 ) ) - 4 8 )
3 5 0 I F  ( A S C ( M I D $ ( A A $ , 3 , l ) ) - 4 8 )  >0 AND ( A S C ( M I D $ ( A A $ , 3 , l ) ) - 4 8 )  <10  THEN S V = S V + (0  
. 1 * ( ( A S C ( M I D $ ( A A $ . 3 , 1 ) ) ) - 4 8 ) )
3 6 0 P R I N T T A B ( 2 8 , 1 0 ) ; S V ; "  V "
3 7 0 P R IN T T A B ( 1 , 1 2 ) " G a t e  V o l t a g e  ( 0 . 1 - 9 . 9 V ) " ;
3 8 0 A A $ = " "
390REPEAT
4 00A $=G E T$
410A A % =A S C (A $ ) :A A % =A A % -48
4 2 0 IF (A A 7 .< 0  OR AA%>9) AND ( A A 7 . 0 - 2 )  AND ( A A 7 . 0 - 3 5 )  THEN 4 0 0  
430A A $= A A $+ A $
4 4 0 U N T IL  L E N ( A A $ )= 3  OR A $ = C H R $ (1 3 )
4 5 0 I F  M I D $ ( A A $ . 2 , 1 ) < > " . "  AND M I D $ ( A A $ , 2 , 1 ) < > C H R $ ( 1 3 )  THEN 3 8 0  
4 6 0 G V = ( A S C ( M I D $ ( A A $ , l , l ) ) - 4 8 )
4 7 0 I F  ( A S C ( M I D $ ( A A $ , 3 , l ) ) - 4 8 )  >0  AND ( A S C ( M I D $ ( A A $ , 3 , l ) ) - 4 8 )  <10  THEN GV=G V+(0 
. 1 * ( ( A S C ( M I D $ ( A A $ , 3 , 1 ) ) ) - 4 S ) )480PRINTTAB(28,i2);GV;" V"
4 9 0 P R IN T T A B (1 , 1 4 ) " I n c r e m e n t  s i z e  ( 0 . 0 1 - 1 . 0 0 ) " ;
5 0 0 A A $ = " "
510REPEAT
520A$=G ET$530AA%=ASC(A$):AA%=AA%-48540IF(AA7.<0 OR AA%>9) AND (AA7.0-2) AND (AA7.0-35) THEN 520 550AA$=AA$+A$560UNTIL (LEN(AA$)=4) OR (A$=CHR$(13))
5 7 0 N = 1 : K = 0 : M « 0 : AA% =0: REPEAT
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5 8 0 B $ = M ID $ ( A A $ , N , 1 )
5 9 0 I F  B $ = " . "  THEN M =N:K=1
6 0 0 B = A S C ( B $ ) - 4 8 : I F  B > = 0  AND B <10  THEN A A% =A A% +((10  ( 4 - ( N - K ) ) ) * B )
610N =N +1
6 2 0 U N T IL  B $ = C H R $ (1 3 )  OR N=5
6 3 0 1 F M=0 THEN AA=AA*/,/1 0 0 0  s GOTO 6 5 0
6 4 0 A A = A A % /( 1 0 ' ( M + 1 ) )
6 5 0 I F A A < 0 .0 1  OR A A > 1 .0 0  THEN 500  
6 6 0 P R I N T T A B ( 2 B , 1 4 ) ; A A ; "  V "
670S S=A A
6 8 0 IG = 0 :R E M  I N I T  GATE VOLTS
6 9 0 P R IN T T A B ( 1 , 1 6 ) " T e m p r a t u r e  Code ( i e  R T ) " ;
7 0 0 A A $ = " "
710REPEAT
720A $=G E T $
7 3 0 A A % = A S C (A $ ) :A A % = A A % -4 8
7 4 0 IF (A A 7 .< 0  OR AA%>9) AND (AA%<17 OR AA%>42) AND (AA%<49 OR AA%>74) THEN 7 0 0  
75 0 A A $ = A A $ + A $
7 6 0 U N T IL  L E N ( A A $ ) = 2  
7 7 0 S T $ = A A $
7 8 0 A A $ = " "
7 9 0 P R I N T T A B ( 2 8 , 1 6 ) ; S T $
8 0 0 P R I N T T A B ( 1 , 1 8 ) " S u b s t r a t e  o r  C h a n n e l  ( S / C ) " ;
S IO R E P E A T : A $ = G E T $ :U N T IL  A $ = " S "  OR A $ = " C "
820M T $=A $
8 3 0 P R I N T T A B ( 2 8 , 1 8 ) ; M T $
8 4 0 T T I $ = S T R $ ( ( S Z % * 1 0 0 0 0 ) + ( S V * 1 0 0 0 )  +  ( GV * 1 0 ) ) +ST$
8 5 0 P R IN T T A B ( 1 , 2 0 ) " T h e  f i l e n a m e  w i l l  be " ; T T I $
8 6 0 P R I N T T A B ( 6 , 2 3 ) " P r e s s  s p a c e  t o  c o n t i n u e "
8 7 0 R E P E A T :A $ = G E T $ :U N T IL  A $ = "  "
880REM MAIN PROGRAM STARTS H ER E .(P A R T  B ) .
B 90D IM  07.100 
9 0 0 D IM  D ( 1 0 0 0 , 2 )
910PR0CASEM
920PROCSETCOM
930REM DATA LOGGING SECT.
940C H % =2:AV =S V :P R 0C AN 0U T:R E M  SET CH2 TODRAIN REF VOLTS.
9 5 0 P R IN T T A B (8 , 2 2 ) " L o g g i n g  D a t a " ;
9 6 0 J J % = 0
9 7 0 IX % = 0 :R E M  IG  MUST BE ZERO -  IMPORTANT.
9 80F 0R  A V = IG  TO GV STEP SS 
990C H % =1! PROCANOUT 
lOOOPROCADC 
1 0 1 0 D ( IX 7 . ,1 ) = L B 7 .
1 0 2 0 D ( IX % ,2 )= H B %
1030PR0CCÔNDATA
1 0 4 0 1F D ( I X % , 1 ) > 0 . 1  THEN IX7.= IX7.+1 
1050N E X T:R EM  END OF LOGGING.
1 0 6 0 P R I N T T A B ( 8 , 2 2 ) "  " ;
1070REM NOW CONVERT & STORE RESULTS.
1 0 8 0 P R IN T T A B (0 , 2 2 ) " S t o r i n g  D a t a " ;
1 0 9 0 P R IN T T A B ( 2 4 , 2 2 ) CHR$( 1 3 6 ) " * * " ;  
l lOOPROCSTORE 
1 1 1 0 P R I N T T A B ( 8 , 2 2 ) "
1120REM END OF PROGRAM 
1 1 3 0 J J % = 0
1 1 40C H% =2: A V = 0 : PROCANOUT 
1 1 50CH%=1 : A V = 0 : PROCANOUT
1 1 6 0 C L S : P R I N T T A B ( 6 . 5 ) C H R $ ( 1 4 1 ) ; C H R $ ( 1 3 4 ) ; " S t a g e  1 now  c o m p l e t e "  
1 1 7 0 P R I N T T A B ( 6 , 6 ) C H R $ ( 1 4 1 ) ; C H R $ ( 1 3 0 ) ; " S t a g e  1 now c o m p l e t e "
1 1 8 0 P R I N T T A B ( 8 , 2 3 ) " T y p e  i n  RUN t o  r e p e a t . "
1 1 9 0 * D IR  $
1 2 0 0 * CAT 
1210END
1220REM PROCEDURE L IB R A R Y .
1230REM RENUMBER 5 0 0 0 , 1 0  BEFORE J O IN IN G .
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1240REM DIM Q’/ . d O O )  AT PROGRAM START 
1250D EF PROCADC 
1260C A LL  c o n v e r t  
1 2 7 0 L B % = ? ( s t r e a )
1280H B ’/ .=? (  t r e b )
1290ENDPR0C
1 3 0 0 :
1310DEF PRDCASEM 
1320F 0R  Z%=0 TO 2 STEP 2 
1330P%=Q%
1 3 4 0 [O PT Z%
1 3 5 0 . c o n v e r t  
1360LD A  E&OO 
1370S TA  &FC51 
1380S TA  s t r e a  
1390S TA  t r e b  
1 4 0 0 . n o c o n  
1410LD A  &FC51 
1420AND E&80 
1430BNE n o c o n  
1440LD A  &FC50 
1450S TA  s t r e a  
1460LD A  &FC51 
1470S TA  t r e b  
1480RTS
1 4 9 0 . s t r e a  EQUB 0 
1 5 0 0 . t r e b  EQUB 0 
1 5 1 0 ]
1520NEXT
1530ENDPR0C
1 5 4 0 :
1550DEF PROCSETCOM 
1 5 6 0 * F X 7 . 7  
1 5 7 0 * F X 8 . 7  
1 5 8 0 * F X 5 . 2  
1 5 9 0 * F X 2 1 , 2  
1600ENDPR0C 
1 6 1 0 :
1620DEF PROCANOUT
1630JJ7 .= JJ7 .+ 1  ! I F  JJ% =2 THEN JJ% =0 
1 6 4 0 IF  JJ%=1 THEN P R IN T T A B ( 2 5 , 2 2 ) "  * "
1 6 5 0 I F  JJ% =0 THEN P R IN T T A B ( 2 5 , 2 2 ) " *  "
1660REM AV IS  REQUIRED TO BE A VOLTAGE BETWEEN O AND lO V .
1 6 7 0 0 V7.» ( AV /  2 ) *  1 0 0 0
1 6 8 0 1F 0V7.>5000  THEN 0V7.= 5 0 0 0  ,
1 6 9 0 1F 0V7.<0 THEN 0V%=0 
1700REM SEND TO DAC (BLACK STAR)
1 7 1 0 * F X 3 , 7
1 7 2 0 * F X 2 1 , 1
1 7 3 0 * F X 2 1 , 2
1 7 4 0 0 V $ = S T R $ ( 0 V % ) : IF  L E N ( 0 V $ ) < 4  THEN R E P E A T :0 V $ = " 0 "+ 0 V $ :U N T IL  L E N ( 0 V $ ) = 4  
1 7 5 0 P R I N T " A 0 U T , " ; C H % ; " , " ; ( 0 V $ + C H R $ ( 1 3 ) ) ;
1 7 6 0 * F X 3 , 0
1770F 0R  DX%=0 TO 5000sN E X T
1780ENDPR0C
1 7 9 0 :
leOODEF PROCCONVAL
le iO R E M  LB7. AND HB7. NEED TO BE D E F IN E D ,
1820R D % =LB% +(256*(H B %  AND & 7 F ) )
1 8 3 0 V I = ( R D % / ( 2 ^ 1 4 ) ) * 1 0 0 0 0 0
1 8 4 0 1F V I  > 1 0 0 0 0 0  THEN 0F%=1 ELSE OF7.=0
1850VX% =VI
1 8 6 0 D V % = 1 0 * (V X % -V I )
1 8 7 0 I F  D V % > " 5  THEN VX%=VX%+1 
1 8 8 0 V I  = V X7. / 1 0 0 0 0  
1890ENDPR0C
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1 9 0 0 :
1910DEF PRDCSTORE 
1 9 2 0 * D IR  IN F IL E S
1930REM INPUT PARAMETERS MUST BE DEFINED F IR S T .
1 9 4 0 T I  $=STR$ ( ( SZ7.* 1 0 0 0 0  ) + ( SV* 1 0 0 0  ) + ( GV* 10 ) ) +ST$
1950DY=0PEN0UT T I $
1 9 6 0 P R IN T E D Y ," C h a n n e l  t y p e  " , C H $ , " D e v i c e  s i z e  " ,SZ%
1 9 7 0 P R I N T 2 D Y , " D r a in  v o l t a g e  " , S V , " G a t e  v o l t a g e  " ,GV 
1 9 B 0 P R I N T E D Y I n c r e m e n t  s i z e  " , S S , " T e m p r a t u r e  c o d e  " ,S T $  
1 9 9 0 P R I N T E D Y , " S u b s / c h a n n e l  R d g s  " , M T $ , " E N D " , 0  
2000FGR N=1 to 1X7.
2 0 1 0 P R I N T E D Y , M T $ , D ( N , 1 ) , " V G " , D ( N , 2 )
2020REM ARRAY D MUST BE IN  CONVERTED FORM PRIOR TO STORAGE.
2030NEXT
2040CLQSE£DY
2050ENDPRGC
2 0 6 0 :
2070D E F PROCCONDATA
2080REM TRANSTATES I N I T I A L  D ARRAY TO F IN A L  FORM FOR STORAGE. 
2090LB%=D ( IX 7 . , 1 )
2 1 0 0 H B % = D ( IX % ,2 )
211OPR0CC0NVAL 
2 1 2 0 D ( I X % , 1 ) = V I  
2 1 3 0 1F 0F7.= 1 THEN PROCERRA 
2 1 4 0  B V % = A V *(1 /S S ) :B V = B V % *S S  
2 1 5 0 I F ( A V - B V ) > ( 0 . 5 * S S )  THEN BV=BV+SS 
2 1 6 0
2 1 7 0 D ( IX % , 2 ) = B V
2180REM SS=GATE INDEX VALUE
2190ENDPR0C
2200 :
2210D E F PROCERRA
2220REM ERROR TRAP FOR OVERFLOW WARNING. D IS P  WARNING THEN CONTINUE 
2 2 3 0 P R I N T T A B ( 7 , 2 2 ) C H R $ ( 1 3 6 ) " W a r n in g  -  E r r o r " ;
2 2 4 0  :
2250ENDPR0C 
2260D E F  PROCHANDS 
2 2 7 0 * F X 2 , 1  
2 2 8 0 I N P T $ = " "
2290REPEAT
2300CHAR=GET
2 3 1 0 IN P T $ = IN P T $ + C H R $ ( CHAR)
2 3 2 0 U N T IL  CHAR=13 
2 3 3 0 * F X 2 , 0  
2 3 4 0 P R IN T IN P T $
2350ENDPR0C
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> L.
lOREM STAGE 2 PROGRAM 
20M 0DE135 
30@%=&090A 
4 0 * CLOSE
50REM ADFS M O DIFIED  NEEDS TO BE RESIDENT IN  D IR  $ AND REQUIRES O U T FILE S  AND 
N F IL E S  DIRECTORYS WITH DATA TABLES IN  I N F IL E S .
60*A D FS  
7 0 * D IR  $
8 0 J J % = 0 :K K = 1 .9 7 :R E M  CAL FACTOR = KK 
9 0 D IM  Q7.100 
1OODIM ' X ( 1 0 0 0 ) , ’ Y ( 1 0 0 0 ) , D ( 4 0 0 , 3 )
1 1 0 P R IN T T A B ( 4 ,2 ) C H R $ ( 1 4 1 ) C H R $ ( 1 3 0 ) ; " S t a g e  2 F l o a t i n g  G a t e "  
1 2 0 P R I N T T A B ( 4 , 3 ) C H R $ ( 1 4 1 ) C H R $ ( 1 3 4 ) ; " S t a q e  2 F l o a t i n g  G a t e "
130PR0CASEM
140PR0CSETC0M
150PR0C IPR0U TE
160REM DATA NOW IN  MEMORY.
170REM D IS PLA Y PARAMETERS 
180CLS
1 9 0 P R IN T T A B ( 6 , 2 ) CHR$( 1 4 1 ) CHR$( 1 3 4 ) P a r a m e t e r s  T a b l e " ; 
2 0 0 P R I N T T A B ( 6 , 3 ) C H R $ ( 1 4 1 ) C H R $ ( 1 3 0 ) ; " P a r a m e t e r s  T a b l e " ;
2 1 0 P R I N T T A B ( 4 , 6 ) " T h e  f i l e n a m e  i s  P R IN T T A B ( 2 5 , 6 ) ; NAME$
2 2 0 P R I N T T A B ( 4 , 8 ) F $ ; ; P R IN T T A B ( 2 5 , 8 ) ;CH$
2 3 0 P R IN T T A B ( 4 , 1 0 ) G $ ; : P R IN T T A B ( 2 5 , 1 0 ) ; SZ%
2 4 0 P R I N T T A B ( 4 , 1 2 ) H $ ; ; P R IN T T A B ( 2 5 , 1 2 ) ;SV  
2 5 0 P R I N T T A B ( 4 , 1 4 ) I $ ; : P R I N T T A B ( 2 5 , 1 4 ) ; G V  
2 6 0 P R I N T T A B ( 4 , 1 6 ) J $ ; ; P R I N T T A B ( 2 5 , 1 6 ) ;SS  
2 7 0 P R I N T T A B ( 4 , 1 8 ) K $ ; : P R IN T T A B ( 2 5 , I B ) ; ST$
2 8 0 P R I N T T A B ( 4 , 2 0 ) M $ ; : P R IN T T A B ( 2 5 , 2 0 ) ;MT$
2 9 0  INPUT T A B U ,  2 2 )  "DO YOU WISH TO SET YOUR OWN Vg ( Y / N )  " KT$
3 0 0  I F  K T $ 0 " Y "  AND K T $ 0 " N "  GOTO 2 9 0
3 1 0  IF  K T $ = " Y "  THEN INPUT T A B ( 0 , 2 2 ) "PLEASE INPUT NEW VALUE OF GATE VOLTAGE " G
V : P R I N T T A B ( 0 , 2 2 ) " " : P R IN T T A B ( 2 5 , 1 4 )
;GV:GOTO 3 3 0
320CH7.=1 : AV=GV : PROCANOUT 
3 3 0  CH7.=1 : AV=GV : PROCANOUT 
340C H % =2: AV=S V : PROCANOUT
3 5 0 P R I N T T A B ( 2 ,2 3 ) " P r e s s  s p a c e  t o  c o n t i n u e " ;
3 6 0 R E P E A T :A Z $ = G E T $ :U N T IL  A Z $ = "  "
370REM TEST ROUTINE FOLLOWS
3 8 0 C L S : P R IN T T A B ( 4 , 2 ) C H R $ ( 1 3 6 ) "R A IS E  PROBE NOW -  R U N N IN G ";
390PR0CSCAN
400REM DATA NOW GATHERD CHECK TYPE OF ERROR FLAG AND D IS PLAY  S U ITA B LE  MESSAGE. 
410C LS
4 2 0 P R I N T T A B ( 2 , 2 0 ) " T h e  T e s t  h a s  b e e n  t e r m i n a t e d  b e c a u s e " ;
4 3 0 P R IN T T A B ( 4 , 1 0 )C H R $ ( 1 3 6 ) " P r o c e s s i n g  D a ta  p l e a s e  w a i t " ;
4 4 0  PP7.=0
450REM NOW GENERATE NEW DATA TABLE BY S U B S TITU TIN G  GATE VALUES FOR ORIGONAL RE 
A DING S.US E  O - IO V  SCALE.
4 6 0  I= 0 : C L S
4 7 0  INPUT "DO YOU WANT TO VIEW THE D A T A " ;Q S $
4 8 0  I F  Q S $ = "Y "  THEN 4 9 0  ELSE 5 5 0 :C L S  
4 9 0  0 = 0
5 0 0  FOR Q=AZ7. TO LC7.-1
5 1 0  I F  PP7.=0 THEN P R I N T ; Q ; "  " ; ' X ( Q ) ; "  " ; D ( Q , 1 ) ; "  " ; D ( Q , 3 )
5 2 0  I F  PP7.= i THEN P R I N T ; Q ; "  " ; D ( Q , 2 > ; "  " ; D ( Q . l ) ; "  " ; D ( Q , 3 )
5 3 0  FOR H=0 TO 2000sN E X T  H 
5 4 0  NEXT Q
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550REM DATA NOW IN  FORM D (V G ,T IM E )  WHERE TIM E IS  IN  i / 1 0 0  S E C 'S ,  VG IN  VOLTS. 
5 6 0  :
570C LS
5 S 0 IF  PP%=1 THEN 6 8 0
5 9 0 P R IN T T A B ( 4 , 3 ) " S t a g e  2 D a t a  p r o c e s s i n g " ;
6 0 0 IN P U T T A B ( 2 , 2 0 ) " E n t e r  g a t e  c a p a c i t a n c e  i n  PF " ;  CAP 
6 1 0 C A P = C A P *1 E -1 2
6 2 0 I F  CAP>0 THEN P R IN T T A B ( 2 , 1 0 ) C HR $( 1 3 6 ) " P r o c e s s i n g  D a ta  p l e a s e  w a i t " ; :PRGCNUD
I F
6 3 0 I F CAP=0 THEN C L S :5 4 0
6 4 0 C L S ; P R IN T T A B ( 4 ,3 ) " S t o r i n g  d a t a  p l e a s e  w a i t " ;
650REM LC%=LC%+1 
660PR0CST0RE
6 7 0 P P % = 1 : AZ%=AZ%+2: GOTO 4 5 0
6 8 0 C L S ; P R IN T T A B ( 4 ,3 ) " S t o r a g e  c o m p l e t e .  T y p e  i n  " ;
6 9 0 P R I N T T A B ( 4 , 4 ) " C H . " ; C H R $ ( 3 4 ) ; " G R A P H v e r l " ; C H R $ ( 3 4 ) ; "  To  p r e s e n t  d a t a . " ;
700C H % =0; A V = 0 : PROCANOUT
710C H% =1: A V = 0 : PROCANOUT
7 2 0 * CLOSE
7 3 0 * F X 5 , 1
7 4 0 * D IR  $
750END
760DEF PROCIPROUTE
7 7 0 K K = 1 .9 7 :R E M  C A L IB R A TIO N  FACTOR.
780REM D EFIN E TEXT WINDOW 
7 9 0 * D I R  IN F IL E S  
8 0 0 V D U 2 S , 0 , 2 1 , 3 9 , 1 1  
8 1 0 *C A T
8 2 0 V D U 2 8 , 0 , 2 4 , 3 9 , 0  
830REPEAT
8 4 0 P R IN T T A B (4 , 2 3 ) " E n t e r  f i l e n a m e  " ;
8 5 0 INPUT NAME$
860REM CHECK FOR ERRORS 
870EF% =0
8 8 0 I F  LE N (N A M E $ )< > 7  THEN EF%=1 
890F 0R  NP7.=1 TO 5
9 0 0 A A % = (A S C (M ID $ (N A M E $ ,N P % ,1 ) ) ) - 4 8  
9 1 0 1F AA7.<0 OR AA%>9 THEN EF%=2 
920NEXT
930REM ERROR PRDCEROR
9 4 0 I F  EF%>0 THEN P R I N T T A B ( 4 , 2 3 ) " T h e  f i l e n a m e  i s  i n v a l i d .  R e - e n t e r . " ;
9 5 0 F 0 R  DL%=0 TO lO O O iN EXT
9 6 0 P R I N T T A B ( 2 , 2 3 ) " " ;
9 7 0 I F EF%>0 THEN 8 4 0  
980D Y = 0P E N IN  NAME$
9 9 0 1NPUTEDY , F$  , C H $ , G$ , SZ7.
1 0 0 0 IN PUT£D Y , H $ , S V , Î $ , G V  
1 0 1 0 IN P U T £D Y,J$ , S S , K $ , ST$
1 0 2 0 IN PUT£D Y ,M $ , M T $ , 0 $ , P
1 0 3 0 1F 0 $ O " E N D "  THEN STOP
1040NN%=0
1050REPEAT
1060NN%=NN%+1
1 0 7 0 IN P U T E D Y ,A $ .B ,C $ ,E
1080REM IN  L IN E  BELOW ICONV I S  A P P L IE D -N O TE  BY USING B ALONE 0 - 1 OV READINGS CAN 
BE EXTRACTED -  MODIFY I F  NEEDED.
1 0 9 0  Y (N N % )= E : 'X (N N % )= B :R E M  = 1 0 ^ ( B / K K )  
l lO O U N T IL  EOFEDY 
l l l O U N T I L  EF%=0
1 1 2 0 P R I N T T A B ( 4 , 2 3 ) "  " ;
1130ENDPR0C
1140REM NOTE CSD I S  NOW IN F IL E S  
1 1 5 0 :
1160DEF PROCADC 
1170C A LL  c o n v e r t  
1 1 8 0LB % = ?( s t r e a )
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1190HB7.=?( t r e b )
1200EIMDPR0C
1210 :
1220DEF PROCASEM 
1 230F 0R  Z%=0 TO 2 STEP 2 
1240P%=Q%
1250C 0P T  Z%
1 2 6 0 . c o n v e r t  
1270LD A  E&OO 
12S0STA &FC51 
1290S TA  s t r e a  
1300S TA  t r e b  
1 3 1 0 . n o c o n  
1320LD A  &FC51 
1330AND £&B0 
1340BNE n o c o n  
1350LD A  &FC50 
1 360S TA  s t r e a  
1370LD A  &FC51 
1 3 8 0 5 T A  t r e b  
1 3 9 0  LDA t r e b  
1 4 0 0  AND £&7F  
1 4 1 0  STA o p u B  
1 4 2 0  LDA s t r e a  
1 4 3 0  STA o p u t  
1440R TS
1 4 5 0 . s t r e a  EQUB 0 
1 4 6 0 . t r e b  EQUB 0 
1 4 7 0 . o p u t  EQUB 0 
1 4 8 0 . o p u B  EQUBO 
1 4 9 0 . o puC  EQUBO 
1 5 0 0 . opuD  EQUBO 
1 5 1 0 ]
1520NEXT
1530ENDPRGC
1 5 4 0 :
1550DEF PROCSETCOM
1 5 6 0 * F X 7 , 7
1 5 7 0 * F X 8 , 7
1 5 8 0 * F X 5 , 2
1 5 9 0 * F X 2 1 , 2
1600ENDPRÔC
1 6 1 0 :
1620DEF PROCANOUT
1 6 3 0 I F  JJ7 .=1  THEN PR I  NTTAB ( 2 5 , 2 2  ) "
1 6 4 0 I F  JJ% = 0  THEN P R IN T T A B ( 2 5 , 2 2 ) " *  " ;
16 5 0 JJ7 .= JJ7 .+  1 :  I F  JJ7 .=2 THEN j j % = 0
1660REM AV I S  REQUIRED TO BE A VOLTAGE BETWEEN 0 AND lO V .
1 6 7 0 0 V % = ( A V / 2 ) * 1 0 0 0
1 6 8 0 1F DV7.>5000 THEN 0V%=5000
1 6 9 0 1F GV7.<0 THEN GV7.=0
1700REM SEND TG DAC (BLACK STAR)
1 7 1 0 # F X 3 , 7
1 7 2 0 * F X 2 1 , 1
1 7 3 0 * F X 2 1 , 2
1 7 4 0 0 V $ = S T R $ (O V % ) : IF  L E N (D V $ )< 4  THEN R E P E A T :0 V $ = " 0 "+ G V $ :U N T IL  L E N (G V $ )= 4  
1 7 5 0 P R I NT " AGUT, " ; CH7- ; " , " ; (  OV$+CHR$ ( 1 3 ) ) ;
1 7 6 0 * F X 3 , 0
1770ENDPRGC
1 7 8 0 :
1790D E F PRGCSTORE 
1 8 0 0 * D IR  $ .G U T F IL E S
1 8 1 OREM INPUT PARAMETERS MUST BE DEFINED F IR S T .
1 8 2 0 T I$ = N A M E $
1830DY=GPENGUT T I $
1 8 4 0 P R I N T £ D V , " C h a n n e l  t y p e  " , C H $ , " D e v i c e  s i z e  " ,S Z %
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1 8 5 0 P R IN T £ D Y ," D r a i n  v o l t a g e  " , S V , " G a t e  v o l t a g e  " ,GV 
1 8 6 0 P R I N T £ D Y , " I n c r e m e n t  s i z e  " , S S , " T e m p r a t u r e  c o d e  " , ST$
1 8 7 0 P R I N T £ D Y , " S u b s / c h a n n e l  R d g s  " , M T $ , " E N D " ,0  
18 80F 0R  N=LC%-1 TO AZ7.+3 STEP - 1
1 8 9 0 P R I N T £ D Y , " I G " , D ( N , 1 ) , " V G " , D ( N , 2 ) , " T I M E " , D ( N , 3 )
1900NEXT
1910CL0SE£DY
1920ENDPR0C
1 9 3 0 :
1940DEF PROCSCAN
1960LC%=NN%-1 : TPRV%=0 : TMS%=-1 : AZ%=0 : PR=0 : AX7.=0 
1 9 7 0 C F = 1 0 * ( 1 / ( 2  1 4 ) )
1 9 7 5  FOR W=0 TO 2 0 0 0 0 ; NEXT W
1 9 7 6  SOUND 1 , - 1 5 , 5 3 , 2 0
197 7  CLS
1 9 7 8  FOR V=0 TO 1 0 0 0 : NEXT V 
1980REPEAT
1 9 9 0  CALL c o n v e r t  
2 0 0 0  R D = !o p u t$ C F
2 0 1 0  I F  A B S ( R D - ' X ( LC%) ) > 0 . 2  THEN 2 0 2 0  ELSE 2 0 3 0  
2020LC% =LC% -1
2 0 3 0  U N T IL  A B S (R D - 'X (L C 7 . )  X 0 . 2  
2 0 4 0  AZ%=LC%
2 0 5 0  D ( L C % , 1 ) = R D : D ( L C % , 2 ) = 'Y ( L C % ) : D ( L C % , 3 ) = 0 . 1  
2 0 5 5  P R IN T "  Î  TOOK THE F IR S T  READING"
2 0 6 0  LC%=LC%+1 
2 0 7 0  PR=RD 
2 0 9 0  REPEAT 
2 1 0 0  CALL c o n v e r t  
2 1 1 0  R D = !o p u t * C F
2 1 2 0  I F  TMS%<=0 AND RD>PR THEN T IM E = 0
2 1 3 0  I F  T IM E > 6 0 0 0 0 0 0  AND TMS%>0 THEN 2 2 0 0
2 1 6 0  I F ABS ( R D - ' X ( LC7. ) ) > 0 . 0 0 5  THEN 2 1 0 0
2 1 7 0  D ( LC7., 1 ) =R D : D ( L C % ,2 )  = 'Y ( L C % ) : D ( LC%, 3 )  =TIME+TPRV%
2 1 7 5  P R I N T " I  TOOK THE" LC%, "R E A D IN G "
2 1 8 0  LC%=LC%+1
2 1 9 0  TPRV%=TIME+TPRV%
2 2 0 0  TMS%=TIME 
2 2 1 0  T IM E = 0
2 2 2 0  U N T IL  TMS%>6000000 
2 2 3 0  ENDPRQC 
2 3 0 0  :
2310D E F PROCNUDIF
2320REM CONVERTS T IM E  IN  ARRAY D (V G ,T IM E )  TO G IVE D ( V G , I G )  EXEPT FOR LAST TWO P 
O INTS WHICH HAVE TO BE CONVERTED SEPRATELY.
2 3 3 0  REM AZ%=AZ%-1
2 3 4 0 F 0 R  CTA%=LC% TO AZ7.+2 S T E P -1
2 3 5 0 C X 0 = (D (C T A % ,3 )  ) / 1 0 0 : C X l = ( D (  (C T A 7 .-1 )  , 3 )  ) / 1 0 0 : C X 2 = ( D (  (C T A 7 .-2 )  , 3 )  ) / 1 0 0  
2 3 6 0 C F 0 = D (C T A % ,2 ) :C F 1 = D (  (C T A ’/ . - l  ) , 2 )  : CF2=D( ( CTA7.-2) , 2 )
2 3 7 0 S F = ( ( ( ( 2 # C X 0 ) - ( C X 1 + C X 2 ) ) / ( ( C X O - C X l ) # ( C X 0 - C X 2 ) ) ) * C F O ) + ( ( ( ( 2 * C X 0 ) - ( C X 0 + C X 2 ) ) /  
( ( C X 1 - C X 0 ) * ( C X 1 - C X 2 ) ) ) * C F l ) + ( ( ( ( 2 * C X 0 ) - ( C X O + C X l ) ) / ( ( C X 2 -C X 0 > * ( C X 2 -C X 1 ) ) ) * C F 2 )  
2 3 8 0 IG = C A P *S F  
2 3 9 0 D ( C T A % ,1 ) = IG  
2400NEXT 
2410ENDPR0C
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L IS T  
lOREM 
20MDDE135 
30e% =&090A 
4 0 * CLOSE
50REM ADFS MODIFIED NEEDS TO BE RESIDENT IN  D IR  $ AND REQUIRES O U TFILEB AND 
N F IL E S  DIRECTORYS WITH DATA TABLES IN  I N F I L E S .
6 0 * ADFS 
7 0 * D IR  $
8 0 J J % = 0 :K K = 1 .9 7 :R E M  CAL FACTOR = KK 
90 D IM  07.100 
lOODIM  ' X ( 1 0 0 0 ) , ' Y ( 1 0 0 0 ) , D ( 4 0 0 , 3 )
1 1 0 P R IN T T A B ( 4 ,2 ) C H R $ ( 1 4 1 ) C H R $ ( 1 3 0 ) ; " S t a g e  2 F l o a t i n g  G a t e "  
1 2 0 P R IN T T A B ( 4 ,3 ) C H R $ ( 1 4 1 )C H R $ (1 3 4 ) ; " S t a g e  2 F l o a t i n g  G a t e "
130PR0CASEM
140PR0CSETC0M
150PR0CIPRÜÜTE
160REM DATA NOW IN  MEMORY.
170REM D ISPLAY  PARAMETERS 
IBOCLS
1 9 0 P R I N T T A B ( 6 , 2 ) C H R $ ( 1 4 1 ) C H R $ ( 1 3 4 ) ; " P a r a m e t e r s  T a b l e " ;
2 0 0 P R IN T T A B ( 6 , 3 ) CHR$( 1 4 1 ) C HR $( 1 3 0 ) ; " P a r a m e t e r s  T a b l e " ;
2 1 0 P R I N T T A B ( 4 , 6 ) " T h e  f i l e n a m e  i s  " ; : P R I N T T A B ( 2 5 , 6 ) ; N A M E $
2 2 0 P R I N T T A B ( 4 , 8 ) F $ ; : P R I N T T A B ( 2 5 , 8 ) ; CH$
iP R IN T T A B ( 2 5 ,1 0 ) ;S Z %
P R I N T T A B ( 2 5 , 1 2 ) ; S V  
P R I N T T A B ( 2 5 , 1 4 ) ; G V  
P R I N T T A B ( 2 5 , 1 6 ) ; S S  
P R IN T T A B ( 2 5 , 1 8 ) ;S T $
P R I N T T A B ( 2 5 , 2 0 ) ; M T $
2 3 0 P R I N T T A B ( 4 , 1 0 ) G $ ;
2 4 0 P R I N T T A B ( 4 , 1 2 ) H $ ;
2 5 0 P R I N T T A B ( 4 , 1 4 ) I $ ;
2 6 0 P R I N T T A B ( 4 , 1 6 ) J $ ;
2 7 0 P R I N T T A B ( 4 , 1 8 ) K $ ;
2 8 0 P R IN T T A B ( 4 , 2 0 ) M $ ;
290C H% =1: AV=GV+( 2 * S S ) : PROCANOUT 
300C H% =2: AV=SV: PROCANOUT
3 1 0 P R IN T T A B ( 2 ,2 3 ) " P r e s s  s p a c e  t o  c o n t i n u e " ;
3 2 0 R E P E A T :A Z $ = G E T $ :U N T IL  A Z $ = "  "
330REM TEST ROUTINE FOLLOWS
3 4 0 C L S :P R IN T T A B ( 4 , 2 ) C N R * ( 1 3 6 ) "R A IS E  PROBE NOW -  R UN NING ";
350PR0CSCAN
360REM DATA NOW GATHER'D CHECK TYPE OF ERROR FLAG AND D ISPLAY  S UITABLE MESSAGE. 
370C LS
3 8 0 P R I N T T A B ( 2 , 2 0 ) " T h e  T e s t  h a s  b e e n  t e r m i n a t e d  b e c a u s e " ;
3 9 0 P R IN T T A B ( 4 , 1 0 )C H R $ ( 1 3 6 ) " P r o c e s s i n g  D a t a  p l e a s e  w a i t " ;
4 0 0  PP7.=0
410REM NOW GENERATE NEW DATA TABLE BY SUBSTITUTING GATE VALUES FOR ORIGONAL RE 
ADING S.USE O - IO V  SCALE.
4 2 0  I= 0 :C L S
4 3 0  INPUT "DO YOU WANT TO VIEW THE D A T A " ;Q S $
4 4 0  I F  Q S $ = "Y "  THEN 4 5 0  ELSE S lO s C L S  
4 5 0  (3=0
4 6 0  FOR Q=LC%+1 TO AZ%
4 7 0  IF  PP%=0 THEN P R I N T ; G ; "  " ;  X ( Q ) ; "  " ; D ( Q , 1 ) ; "  " ; D ( Q , 3 )
4 8 0  I F  PP%=1 THEN P R I N T ; Q ; "  " ; D ( Q , 2 ) " ; D ( Q , 1 ) ; "  " ; D ( Q , 3 )
4 9 0  FOR H=0 TO 2 0 0 0 5 NEXT H 
5 0 0  NEXT Q
510REM DATA NOW IN  FORM D (V G ,T IM E )  WHERE T IM E IS  IN  1 / 1 0 0  S E C 'S ,  VG IN  VOLTS. 
5 2 0  :
530CLS
5 4 0 I F  PP%=1 THEN 6 4 0
5 5 0 P R I N T T A B ( 4 , 3 ) " S t a g e  2  D a t a  p r o c e s s i n g " ;
5 6 0 I N P U T T A B ( 2 , 2 0 ) " E n t e r  g a t e  c a p a c i t a n c e  i n  PF " ; CAP 
5 7 0 C A P = C A P *1 E -1 2
5 B 0 IF  CAP>0 THEN P R I N T T A B ( 2 , 1 0 ) C H R $ ( 1 3 6 ) " P r o c e s s i n g  D a ta  p l e a s e  w a i t " ; sPROCNUD
I F
143
5 9 0 I F  C A F -0  THEN C L S :5 4 0600CLS:PRINTTAB(4,3)"Storing data please wait";
610LC%=LC%+1 
620PRÜCSTORE 
630PP% =1 : GOTO 4 1 0640CLS:PRINTTAB(4,3)"Storage complete. Type in ";650PRINTTAB(4,4)"CH.";CHR$(34);"GRAPHverl";CHR$(34);" To present data.";
660CH*/.=0 : AV=0 : PROCANOUT
670C H % =1: A V = 0 : PROCANOUT
680&CL0SE
6 9 0 * F X 5 , 1
7 0 0 * D IR  $
710END
720DEF PROCIPROUTE
7 3 0 K K = 1 .9 7 :R E M  C A L IB R A TIO N  FACTOR.
740REM D EF IN E  TEXT WINDOW 
7 5 0 * D IR  IN F IL E S  
7 6 0 V D U 2 8 , 0 , 2 1 , 3 9 , 1 1  
7 7 0 *C A T
7 8 0 V D U 2 8 , O , 2 4 , 3 9 , 0  
790REPEAT
8 0 0 P R I N T T A B ( 4 , 2 3 > " E n t e r  f i l e n a m e  " ;
8 1 0 INPUT NAMES
820REM CHECK FOR ERRORS
830EF% =0
8 4 0 1F LE N ( NAMES) 0 7  THEN EF7.= 1 
850F 0R  NP%=1 TO 5
8 6 0 A A % = (A S C (M ID $ (N A M E $ .N P % ,1 ) ) ) - 4 8  
8 7 0 I F AA%<0 OR AA%>9 THEN EF%=2 
880NEXT
890REM ERROR PROCEROR
9 0 0 I F  EF7.>0 THEN PRINTTAB ( 4 , 2 3  ) " T h e  f i l e n a m e  i s  i n v a l i d ,  R e - e n t e r . " ;
910F 0R  DL%=0 TO 1 0 0 0 sNEXT
9 2 0 P R IN T T A B ( 2 , 2 3 ) "  " ;
9 3 0 I F EF%>0 THEN 8 0 0
940D Y = 0P E N IN  NAMES
9 5 0 IN P U TE D Y , F $ , CHS,G $,SZ%
9 6 0 I N P U T £ D Y , H $ , S V , is , G V  
9 7 0 IN P U T £ D Y ,J $ ,S S ,K S ,S T S  
9 8 0 IN P U T£D Y , MS, MTS, OS, P 
9 9 0 I F O S O "E N D "  THEN STOP 
1000NN%=0 
lO lO R EP E AT 
1020NN%=NN%+1 
1 0 3 0 IN P U T £D Y , A S , B , C S , E
1040REM IN  L IN E  BELOW ICONV I S  A PP LIED -N O TE  BY USING B ALONE O - IO V  READINGS CAN 
BE EXTRACTED -  MODIFY I F  NEEDED.
1 0 5 0 ' Y ( N N % )= E : 'X (N N % )= B :R E M  = 1 0 ( B /K K )
1 0 6 0 U N T IL  EOF£DY 
1 0 7 0 U N T IL  EF%=0
1 0 8 0 P R IN T T A B ( 4 , 2 3 ) "  " ;
1090ENDPR0C
llO OR EM  NOTE CSD I S  NOW IN F IL E S  
1 1 1 0 :
1120DEF PROCADC 
1 130C A LL  c o n v e r t  
1 1 4 0 L B % = ? ( s t r e a )
1 1 5 0 H B % = ? ( t r e b )
1160ENDPR0C
1 1 7 0 :
I IB O D E F  PROCASEM 
1190F 0R  Z%=0 TO 2  STEP 2 
1200P%=Q%
1 2 1 0 COPT Z%
1 2 2 0 . c o n v e r t  
1230LD A E&OO 
1240S TA  &FC51 
1250S TA  s t r e a  
1260S TA  t r e b  
I 2 7 0 . n o c o n  
1280LD A  &FC51 
1 2 9 0 AND £ & 8 0  
1300BNE n o c o n  
1310LD A  &FC50 
1320B TA  s t r e a  
1330LDA  &FC51 
1340S TA  t r e b  
1 3 5 0  LDA t r e b  
1 3 6 0  AND C&7F 
1 3 7 0  STA opuB  
1 3 8 0  LDA s t r e a  
1 3 9 0  STA o p u t  
1400RTS
1 4 1 0 . s t r e a  EQUB 0 
1 4 2 0 . t r e b  EQUB 0 
1 4 3 0 . o p u t  EQUB 0 
1 4 4 0 . o puB  EQUBO 
1 4 5 0 . opuC  EQUBO 
1 4 6 0 . opuD  EQUBO 
1 4 7 0 ]
1480NEXT 
1490ENDPR0C 
1 5 0 0  s
1510DEF PROCSETCOM
1 5 2 0 * F X 7 . 7
1 5 3 0 * F X 8 , 7
1 5 4 0 * F X 5 , 2
1 5 5 0 * F X 2 1 , 2
1560ENDPRÔC
1 5 7 0 ;
1580DEF PROCANOUT
1 5 9 0 I F  JJ% =1 THEN P R IN T T A B ( 2 5 , 2 2 ) "  * " ;
1 6 0 0 IF  JJ% =0 THEN P R IN T T A B f2 5 , 2 2 ) " *
1 6 1 0 J J % = J J % + 1 : IF  JJ% =2 THEN j j % = 0
1620REM AV IS  REQUIRED TO BE A VOLTAGE BETWEEN 0 AND lO V .
16 3 0 0 V % = ( A V / 2 ) *  100 0
1 6 4 0 1F 0V*/.>5000 THEN 0V % =5000
1 6 5 0 I F  0V7.<0 THEN 0V7.=0
1660REM SEND TO DAC (BLACK STAR)
1 6 7 0 * F X 3 , 7
1 6 8 0 * F X 2 1 ,1
1 6 9 0 * F X 2 1 , 2
1 7 0 0 0 V $ = S T R $ ( 0 V % ) : IF  L E N ( 0 V $ ) < 4  THEN R E P E A T ;0 V $ = "C ’ +O V SsU N TIL  L E N ( 0 V S )= 4  
1 7 1 0 P R I N T " A 0 U T , " ;C H % ;" , " ; ( OVS+CHRS( 1 3 ) ) ;
1 7 2 0 * F X 3 , 0  
1730ENDPR0C 
1 7 4 0  s
1750DEF PROCSTORE 
1 7 6 0 * D IR  S .O U T F IL E S
1770REM INPUT PARAMETERS MUST BE DEFINED F IR S T .
1780T I$= N A M E S  
1790DY=0PEN0UT T IS
1 8 0 0 P R IN T C D Y , " C h a n n e l  t y p e  " , C H S , " D e v i c e  s i z e  " ,S Z 7 .
1 8 1 0 P R I N T C D Y , " D r a in  v o l t a g e  " , S V , " G a t e  v o l t a g e  " ,GV 
1 8 2 0 P R I N T E D Y , " I n c r e m e n t  s i z e  " , S S , " T e m p r a t u r e  c o d e  " , STS 
1 8 3 0 P R I N T £ D Y , " S u b s / c h a n n e l  R d g s  " , M T $ , " E N D " , 0  
1B40F0R N=AZ% TO LC ’/ . - l  STEP - 1
1 B 5 0 P R I N T £ D Y , " I G " , D ( N , 1 ) , " V G " , D ( N , 2 ) , " T I M E " , D ( N , 3 )
1860NEXT
1B70CL0SE£DY
1880ENDPR0C
145
1 8 9 0 :
1900DEF PROCSCAN
1910LC % =N N % -1: TPRV%=0: T M S % =-1 : AZ% =0: PR=0 
1 9 2 0 C F = 1 0 * ( 1 / ( 2  1 4 ) )
1930REPEAT
1 9 4 0  CALL c o n v e r t
1 9 5 0  R D = ! o p u t * C F
1 9 6 0  I F  R D > = 'X (L C % ) THEN 1 9 8 0  ELSE 1 9 7 0  
1970LC% =LC% -1
1 9 8 0  U N T IL  A BS ( RD- X ( L C % ) ) < 0 . 0 0 5  
1 9 9 0  AZ%=LC%
2 0 0 0  D { LCV., 1 ) =RD : D ( LC% , 2 )  = ' Y (  LC% ) ; D ( LC% , 3 )  = 1
2 0 1 0  LC%=LC%-1
2 0 2 0  PR=RD
2 0 3 0  REPEAT
2 0 4 0  CALL c o n v e r t
2 0 5 0  R D = !o p u t * C F
2 0 6 0  I F  TMSy.OO AND RDCPR THEN TTME=0 
2 0 7 0  I F  T IM E > 3 0 0 0 0  AND TMS%>0 THEN 2 1 5 0  
2 0 8 0  I F ABS ( RD- ' X ( LC7. ) ) >0 . 01 THEN 2 0 4 0  
2 0 9 0  D ( LC7., 1 ) =RD: D ( LC% ,3)=TIM E+TPRV*/.
2 1 0 0  LC%=LC%-1
2 1 1 0  TPRV%=TIME+TPRV%
2 1 2 0  TMS%=TIME
2 1 3 0  TTME=0
2 1 4 0  U N T IL  TMS%>30000
2 1 5 0 F 0 R  KKK%=LC% TO AZ7. : D ( KKK% , 2 )  = ' Y (  KKK% ) : NEXT 
2 1 6 0  ENDPRGC
2170REM I F  TF%=2 THEN TIMEOUT E R R O R ,IF  TF%=1 THEN OVERFLOW (LC % >640)
2 1 8 0 ;
2 1 9 0 ;
2200D E F  PROCNUDIF
2210REM CONVERTS T IM E IN  ARRAY D (V G ,T IM E )  TO G IVE  D ( V G , I G )  EXEPT FOR LAST TWO P 
O INTS WHICH HAVE TO BE CONVERTED SEPRATELY.
2 2 2 0  AZ%=AZ%-1
22 3 0 F 0 R  CTA%=AZ% TO LC7.+2 S T E P -1
2 2 4 0 C X 0 = (D (C T A 7 . ,3 )  ) / lO O  ; CX1= < D ( ( CTA7.-1 ) , 3  ) ) / lO O  ; CX2= ( D ( (C T A % -2 ) , 3 )  ) / 1 0 0  
2 2 5 0 C F 0 = D (C T A % ,2 ) ;C F 1 = D (  (C T A 7 .-1 )  , 2 )  :C F 2 = D ( (C T A 7 .-2 )  , 2 )
2 2 6 0 S F = ( ( ( ( 2 # C X 0 ) - ( C X 1 + C X 2 ) ) / ( ( C X O - C X i ) * ( C X 0 -C X 2 ) ) ) * C F O ) + ( ( ( ( 2 * C X 0 ) - ( C X0+ C X 2) ) /  
( ( C X 1 - C X 0 ) * ( C X 1 - C X 2 ) ) ) * C F l ) + ( ( ( ( 2 * C X 0 ) - ( C X 0 + C X 1 ) ) / ( ( C X 2 -C X 0 ) * ( C X 2 -C X 1 ) ) ) * C F 2 )  
2 2 7 0 IG = C A P *S F  
2 2 8 0 D ( C T A % ,1 ) = IG  
2290NEXT 
2300ENDPR0C
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L .
lOREM DATA PRINTOUT PROGRAM.
20REM LATEST VERSION -P LQ T P R IN T l
30REM
40REM ADFS M O D IF IE D  1 2 / 6 / 8 9
50REM T H IS  PROGRAM MUST BE RESIDENT IN  D IR  $ WHICH MUST ALSO CONTAIN SUB D IR "  
Î OU TFILE S  AND IN F IL E S  
60M0DE7 
70e% = & 20203  
80  C M = 1 :A F $ = "T IM E "
9 0 * ADFS 
100*DIR $
1 1 0 P R I N T T A B ( 4 , 2 ) C H R $ ( 1 4 1 ) ; CHRS( 1 3 4 ) " D a t a  P r e s e n t a t i o n  R o u t i n e " ;
1 2 0 P R IN T T A B ( 4 , 3 ) C HR$( 1 4 1 ) ; CHRS( 1 3 0 ) " D a ta  P r e s e n t a t i o n  R o u t i n e " ;
1 3 0 P R IN T T A B (0 , 5 ) " L i s t i n g  o r  G r a p h  ( L / G )  " ;
140R EPEAT: BBS=GETS; U N T IL  B B $ = " L "  OR B B $ = " 1 "  OR B B $ = "G "  OR B B $ = " g "
1 5 0 I F B B $ = "G "  OR B B $ = " g "  THEN 2 2 0  
1 6 0 P R IN T T A B (5 , 2 3 ) " L i s t i n g " ;
170  P R I N T T A B ( 0 , 5 ) " C o n n e c t  a c e n t r o n i c s  c o m p a t i b l e  p r i n t e r " ;
180REM P R IN T T A B ( 0 , 6 ) " t o  t h e  c o m p u t e r  -  w i t h  c o n t i n u o u s  
190REM P R I N T T A B ( 0 , 7 ) " l i s t i n g  p a p e r  s u f f i c i e n t  f o r  1 0 0 0  l i n e s " ;
200REM P R I N T T A B ( 0 , 8 ) " o f  d a t a .  E n s u r e  t h a t  i t  i s  on  l i n e  " ;
210REM P R IN T T A B ( 0 , 9 ) " b e f o r e  p r e s s i n g  s p a c e  t o  l i s t . " ;
2 2 0 D IM  ‘ X ( 1 0 0 0 ) , • Ÿ ( 1 0 0 0 ) , ' Z ( 1 0 0 0 )
2 3 0 I F  B B $ = "G "  OR B B $ = " g "  THEN P R I N T T A B ( 5 ,2 3 ) " G r a p h "  ;
2 4 0 K K = 1 .9 7 :R E M  C A L IB R A T IO N  FACTOR.
2 5 0 P R I N T T A B ( 4 , 2 3 ) " I n p u t  o r  o u t p u t  d a t a  ( I / O )  " ;
2 c .R E P E A T :D F $ = G E T $ îU N T IL  D F $ = " 0 "  OR D F $ = " I "
2 7 0 D T $ = " L " : D C $ = " V "
2 8 0 I F D F $ = " 0 "  OR B B $ = " L "  THEN 3 1 0  
2 9 0 P R I N T T A B ( 4 ,2 3 ) " L i n e a r  o r  l o g  g r a p h  ( L / G ) " ;
3 0 0 R E P E A T :D T $ = G E T $ :U N T IL  D T $ = " L "  OR D T$= "G "
3 1 0 I F  D F $ = " I "  OR B B $ = " L "  THEN 3 4 0
3 2 0 P R I N T T A B ( 4 , 2 3 ) " V G  OR IG  ( V / I ) " ;
3 3 0 R E P E A T :D C $ = G E T $ :U N T IL  D C $ = " I "  OR D C $= "V "
3 4 0 I F D F $ = " 0 "  THEN @%=&090A 
3 5 0 I F  D F $ = " 0 "  THEN * D IR  O U TFILE S  
3 6 0 I F  D F $ = " I " THEN * D IR  IN F IL E S
37 O P R IN TTA B ( 4 , 2 3 ) "  " ;
380REM DEFINE TEXT WINDOW 
3 9 0 V D U 2 8 , 0 , 2 1 , 3 9 , 1 1  
4 0 0 *C A T
4 1 0 V D U 2 8 ,0 , 2 4 , 3 9 , 0  
420REPEAT
4 3 0 P R I N T T A B ( 4 ,2 3 ) " E n t e r  I n p u t  f i l e n a m e  " ;
4 4 0 INPUT NAME$
450REM CHECK FOR ERRORS 
460EF7.=0
4 7 0 I F L E N (N A M E $ )< > 7  THEN EF%=1 
480F 0R  NN7.=1 TO 5
4 9 0 A A % = ( A S C ( M ID $ ( N A M E $ ,N N % ,1 ) ) ) - 4 8  
5 0 0 1F AA7.<0 OR AA%>9 THEN EF%=2 
510NEXT
520REM ERROR PROCEROR
ôo-Uih tP7.>U IHhN P K lN l  I AB ( 4 , 2 3  ) " T h e  f i l e n a m e  i s  i n v a l i d ,  R e - e n t e r . " ;
540F0R  DL%=0 TO 1 0 0 0 ; NEXT
5 5 0 P R IN T T A B ( 2 , 2 3 ) "  " ;
5 6 0 1F EF7.>0 THEN 4 3 0
5 7 0 P R IN T T A B ( 4 , 2 3 )C H R $( 1 3 6 ) " L o a d i n g  d a t a  -  P le a s e  w a i t " ;
580D Y = 0P E N IN  NAME$
5 9 0 IN P U T £ D Y , F $ , C H $ , G $ , SZ%
6 0 0 I N P U T £ D Y , H $ , S V , i$ , G V  
6 1 0 1 N P U T £ D Y ,J $ , S S , K $ , ST$
6 2 0 IN P U T £ D Y ,M $ ,M T $ ,0 $ ,P
6 3 0 I F  0 $ < > "E N D "  THEN STOP
640NN%=0
650REPEAT
660NN%=NN%+1
670REM
6 8 0 IF  D F $ = " I "  THEN IN P U T £ D Y , A $ , B ,C $ ,E
6 9 0 I F  D F $ = " 0 "  AND B B $ = " L "  THEN IN P U T £ D Y ,A $ ,B ,C $ ,E ,A F $ ,C M
7 0 0 I F  D F $ = " 0 "  AND B B $ = "G "  AND D C $ = "V "  THEN IN P U T £ D Y ,A $ ,B ,A F $ ,C M ,C $ ,E
7 1 0 I F  D F $ = " 0 "  AND B B $ = "G "  AND D C $ = " I "  THEN IN P U T £ D Y ,A F $ ,C M ,C $ ,E ,A $ ,B
7 2 0 I F  CM=0 AND D F $ = " 0 "  AND B B $ = "G "  AND D C $ = " I "  THEN NN%=NN%-1:G0T0 7 7 0  
7 3 0 I F  D F $ = " 0 "  AND B B $ = "G "  AND D C $ = " I "  THEN CM=LGG( A B S ( CM) )
7 4 0  Z (N N % )= B : X(NN% )=E
7 5 0 I F  D F $ = " I "  THEN ' Y ( N N % ) = l C r ( ( ' Z ( N N % ) ) / K K )  ELSE 'Y (NN % )=CM  
7 6 0 I F D T $ = "G "  THEN Y (N N % )=  Z(NN%)
7 6 5  IF  M T $ = "C "  THEN T S $ = " C h a n n e l  "  ELSE T S $ = " S u b s t r a t e  "
7 7 0 U N T IL  E0F£DY 
7 8 0 U N T IL  EF%=0
79 0 N N % = N N % -1 : IF  D F $ = " 0 "  THEN NN%=NN%-1 
8 0 0 P R I N T T A B ( 4 , 2 3 ) "
810REM NOW READY TO P R IN T  OR PLOT G R A P H ,IF  GRAPH, THEN D IS PLA Y  F I L E  P A R A 'S .  
8 2 0 I F B B $ = "G "  OR B B $ = " g "  THEN 1 0 4 0
8 3 0 P R I N T T A B ( 4 ,2 2 ) " P r e s s  SPACE t o  c o n t i n u e  " ;
8 4 0 R E P E A T :A A $ = 6 E T $ :U N T IL  A A $ = "  "
8 5 0 P R I N T T A B ( 4 ,2 2 ) " P r i n t e r  i s  now r u n n i n g  " ;
8 6 0 * F X 5 , 1
8 7 0 * F X 6 , 0
880VDU2
8 9 0 P R IN T "T h e  f i l e n a m e  i s  " ;N A M E $ :P R IN T  
9 0 0 P R IN T F $  ; CH$ : PR I  NTG$ ; SZ7. : PR I  NTH$ ; SV :P R IN T I$ ;G V  
9 1 OPRINTJ $ ; S S : P R I N T K $ ; ST $ : P R IN T M $ ; MT$
9 2 0 P R IN T
9 3 0  REM I F  M T $= "C "  THEN T S $ = " C h a n n e l  " ELSE T S $ = " S o u r c e  "
940F 0R  M=1 TO NN%
9 5 0 I F  D F $ = " I "  THEN P R I N T " A /D  O u t p u t  = " ; ' Z ( M ) ; "  V .  G a t e  v o l t a g e  = " ;  X ( M ) ; "  V " j  
S $ ; " C u r r e n t  = " ;  Y ( M ) ; "  u A "
9 6 0 I F  D F $ = " 0 "  THEN P R I N T " B a t e  v o l t a g e  = " ; ' X ( M ) ; " V  G a t e  c u r r e n t  = " ; ' Z ( M ) ; "  A ' 
" T im e  i s  " ; ' Y ( M ) / 1 0 0 ; "  S "
970NEXT 
9G0VDU3 
9 9 0 * CLOSE 
lOOOCLS
l O l O P R I N T T A B d , 2 2 )  " P r i n t o u t  c o m p l e t e .  T y p e  RUN t o  r e p e a t " ;
1020END
1030REM GRAPH ROUTINE HERE.
1040CLS
1 0 5 0 P R IN T T A B ( 6 , 2 ) CHR$( 1 4 1 ) CHR$( 1 3 4 ) ; " P a r a m e t e r s  T a b l e " ;
1 0 6 0 P R IN T T A B ( 6 , 3 ) CHR$( 1 4 1 ) C HR $( 1 3 0 ) ; " P a r a m e t e r s  T a b l e " ;
1 0 7 0 P R I N T T A B ( 4 , 6 ) " T h e  f i l e n a m e  i s  " ; : P R I N T T A B ( 2 5 , 6 ) ; N A M E $
1 0 8 0 P R I N T T A B ( 4 , 8 ) F $ ; : P R IN T T A B ( 2 5 , 8 ) ;CH$
1 0 9 0 P R I N T T A B ( 4 , 1 0 ) G $ ; : P R I N T T A B ( 2 5 , 1 0 ) ; S Z %
1 1 0 0 P R I N T T A B ( 4 , 1 2 ) H $ ; : P R I N T T A B ( 2 5 , 1 2 ) ; S V  
1 1 1 0 P R I N T T A B ( 4 , 1 4 ) I $ ; : P R I N T T A B ( 2 5 , 1 4 ) ; G V  
1 1 2 0 P R I N T T A B ( 4 , 1 6 ) J $ ; : P R I N T T A B ( 2 5 , 1 6 ) ; S S  
1 1 3 0 P R I N T T A B ( 4 , 1 8 ) K $ ; : P R I N T T A B ( 2 5 , 1 8 ) ; ST$
1 1 4 0 P R IN T T A B ( 4 , 2 0 ) M * ; : P R IN T T A B ( 2 5 , 2 0 ) ; MT$ 
i l 5 0 P R I N T T A B ( 2 , 2 2 ) " P r e s s  P t o  p r i n t  s c r e e n " ;
1 1 6 0 P R IN T T A B ( 2 ,2 3 ) " P r e s s  s p a c e  t o  p l o t  g r a p h
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1 1 7 0 R E P E A 1 :A Y $ = G [T $ :U N T 1 L  AY<>=^" "
1180M 0D E128
1 1 Y 0 * L 0 . " $ .FXDUMP" 0 9 0 0
1 7 0 0  Ï F DF^.= " I "  THEN PR 1NTTAD ( 2 5  , 1 )  " X = G a te  v o l t s ,  (V )  Y = " ;T S $ ;  " C u r r e n t  ( uA ) 
“ ;1 2 1 0 I F  D F $= "  I " AND D T $ = "G "  THEN P R I NTTAB (, 2 5 , 1 )  " X = G a t e  v o l t s ,  (V )  Y = " ; T S $ ;  " 
A /D  o u t p u t  ( V ) " ;
1 2 2 0 I F  D F $ = "U "  THEN PRINTTAB ( 2 5 , 1  ) "  Y = Log  G a te  C u r r e n t ,  X = G a te  V o l t s  ( V ) ' * ;  
1 2 3 0 Î F  D F $ = " 0 "  AND D C $ = "V "  THEN P R IN T T A B ( 2 5 , 1 ) " Y = G a te  V o l t s  ( V ) ,  X = T im e  (S e  
c X 1 0 0 ) " ;
1 2 4 0 I F D F $ = " I "  AND D 1 $ = "G "  THEN P R IN T T A B !2 5 , 1 ) " X  = G a te  v o l t s ,  (V )  Y = " ; T S $ ; " 
A /D  o u t p u t  ( V ) " ;
1 2 5 0 1 F  D F $ = " 0 "  THEN P R I N T ! A B ( 2 5 , 1 ) "Y  = L o g  G a te  C u r r e n t ,  X = G a te  V o l t s  ( V ) " ;  
1 2 6 0 I F  D F $ = " 0 "  AND D C $ = "V "  THEN P R IN T T A B { 2 5 , 1 ) " Y = G a te  V o l t s  ( V ) ,  X = T im e  (S e  
c X l O o ) " ;
1270PRO C ' X Y ( 0 , NN%-1)
1 2 8 0 *C L 0 S E  
l 2 9 o * D I R  $
1 3 0 0 R E P E A T :A Z $ = G E T $ :U N T IL  A Z $ = " P "  OR A Z $ = " E "  OR A Z $ = " R "  OR A Z $ = "  "
1 3 1 0 I F A Z $ = " P "  THEN CALL & 0 9 0 0  
1 3 2 0 IF  A Z $ = "R "  THEN 10 
1 3 3 0 P R IN T T A B ( 7 9 , 2 9 ) " " ;
1340END
1350DEF PROCEROR
1360EF%=3
1370CLS
1 3 G 0 IF  ERR=17 THEN STOP
1390ENDPRÜC
1400DF.F PROC ' X Y ( 17., N% )
1 4 1 0 I F  I% >9 THEN GOTO 1510  
1420PRQC I N I T l  I / i )
1 4 3 0 ' X L = ' X ( l ) : ' X H =  X L : ' Y L = ' Y ( 1 ) : ' YH= YL 
1440F 0R  I%=1 TO N7.
1 4 5 0 '  X L = F N m in (  ' X L , ' X ( IV. ) )
1 4 6 0 ' Y L = F N m in (  ' Y L .  ' Y( 17.) )
147 0  ' XH=FNmax ( ' XH, ' X ( IV. ) )
1 4G 0 'Y H = FN m ax(  YH, Y ( I % ) )
J490NEXT
1 500PR0C ' AXES ( 0 ) : PROC ' c o  ( ' XCV., 2 )
1 5 1 0 P R 0 C ' MOVE( ' X ( 1 ) , ■ Y ( 1 ) )
1520F 0R  I7 . = i  TO N7.
1 530PR0C ' DRAW ( ' X ( 17i ) , ' Y ( 17. ) ) : NEXT 
1 540DEF PROC ' I N I T  ( M7. ) s ' M%=M%
1 5 5 0  X L = - 1 0 ; ' X H = 1 0 : ' Y L = - 1 0 : ' Y H = 1 0 : ' Z L = - 1 0 : ' ZH=10 
1 5 6 0 • X 0 = 0 : ' Y 0 = 0 : ' ZQ=0 s ' X I% = 7 : ' Y I % = 7 : ' Z I% = 7  
1 5 7 0  ' XN7.=i : ' YN7.= 1 s ' SN%=1
1 5 B 0 IF  M%=2 OR M%=5 THEN CH%=64 ELSE 'CH%=32 
1 5 9 0  ’ YB7.=0: ' YS% =1023: ' XB%=3* ' CH%: ' X S 7 .= 1 2 7 9 -  ' XB7.
1 6 0 0  ' VM%=128128 : ' HM%=4*( 1 0 0 0 *  ' CH7.+ ' CH7. ) : ' CH%=1000* ' CHV.+32
1 6 1 0 ’ X P % = 4 8 4 0 4 0 2 2 5 : Y P % = 5 0 4 0 4 0 2 2 5 : ' Z P % = 540040225
1 6 2 0 I F  M%=1 OR M7.=2 OR M%=5 THEN ' XC7.= 1 0 1 0 2 0 3  ELSE XC%=0
1 6 3 0 'Y C % = 0 : 'Z C % = 0
1 6 4 0  T H = 1 . 3 :  P H = - 1 . 3  ■
1650ENDPR0C
1660D EF F N ' I ( N 7 . , L 0 , H I  ) :LOCAL A , B , C  
1 6 7 0 IF 0 > = N 7 .T H E N P R 0 C 'e r (  "B a d  n o .  o f  i n t e r v a l s " )
1 6 8 0 C = ( H I - L 0 ) / N % : I F 0 > = C  THENPROC' e r ( "B a d  a x i s  r a n g e " )
1 6 9 0 C = F N m a x ( C , F N m a x ( A B S ( L 0 ) , A B S ( H I ) ) / l E 6 )
1 7 0 0 A = 1 0 - I N T ( L 0 G ( C ) ) : B = C / A
1 7 1 0 1 FB> 7 . 1 T H E N B = 10E LS E IF B > 3 . 2 T H E N B = 5 E L S E IF B > 1 . 4THENB=2ELSEB=1 
1 7 2 0 = A *B
1730DEF PROC a x ( 0 , L 0 , H I , I )
1 7 4 0 1 F  L 0 - I / 2 > = 0  OR D >=H I THEN 0 = I N T ( L 0 / I - . 1 ) * I : L D = 0  
1 7 5 0 L 0 = 0 + I * I N T ( ( L 0 - 0 ) / I + . l )
1 7 6 0 H I = 0 - I * I N T ( ( 0 - H I ) / I + . l )
1 7 7 0 ' 0 = 0 : ' 1 = L 0 :  2=HIsENDPROC
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1780DEF PROC s e :  LOCAL S7.
1 7 9 0 5 % = ( ‘ S N % -1 )M 0 D ( ' XN%*' YN%)
1800 SXS%= ' XS% D IV  ' my. : ' SYS%= ' YS% D IV  ' YN%
1 8 1 0  SXB%=' XB%+S%MOD'XN%* BXS%
1 8 2 0 ' SYB%=' YB%+S%DIV' XN%*' SYS%: ENDPRDC
1830DEF F N ' f a ( S % , M % , H I , L O ) : ' 0 = H I - L O : = ( S % - ( MXMODIOOO) - ( M%DIV1 0 0 0 ) ) / ' O 
1840DEF FN p p (L ,M % )
1 8 5 0  0=FN p r ( M % , 0 ) % L / 1 0 0
18 6 0 0 N  l + ( F N ' p r ( M % , 2 )  MOD 3 )  GOTO 1 8 7 0 , 1 8 8 0 , 1 8 9 0  
1 8 7 0 = 0 .
1 8 8 0 = - 'O  
1 8 9 0 = - ' 0 / 2
1900DEF P R O C 'c o ( C % ,N % ) ; IF  F N ' p r ( C%, 6 ) > 0  THEN GCOL 0 ,F N  p r (C % ,N % )
1910ENDPRÜC
1920DEF F N ' s u (1 o , h i  , I , f 7.) Î LOCAL i % , j % ,c 7.,d % ,s % , p%
1 9 3 0 i7 .=  IN T (L 0 G (  I  ) + . 0 1 )  : j% = IN T ( L O G ( F N m a x ( A B S ( lo )  , ABS ( h i )  ) )  + . 0 1 )
1 9 4 0 I F  j% > 0  THEN c7.= j7 .+1 ! ELSE c7.= l
1 9 5 0 I F  NOT i7 .< 0  THEN d7.=0 : p7.=0 : ELSE d % = - i% :p % = l
1 9 6 0 I F  l o < 0  OR h i < 0  THEN s7.= l  ELSEs%=0
1 9 7 0 IF  NOT(f%<p%+s%+c%+d%) THEN ' 0 = 0  ELSE d % = 0 : p % = 0 : ' 0 = F N m i n ( - i % , f % - j % - s % - l )  
1 9 8 0 IF  d%=0 THEN i% = & 1 0 0 0 0 + f%  ELSE i% =& 10200+d%
1 9 9 0 = f% + & 1 0 0 * i%
2000D EF F N m a x ( a , b ) : IF b > a  THEN=b ELSE=a
2010D E F  F N m in ( a ' , b )  s IF b < a  THEN=b ELSE=a
2020D EF F N 'p r ( n % ,d % ) = ( n % D I V ( 1 0 ^ d % ) ) M 0 D 1 0 0
2030D E F  P R O C 'e r  ( a $ ) ; P R I N T  " G r a p h i c s  p a c k a g e  e r r o r "  '
2 0 4 0 P R IN T  a $ :S T O P : ENDPROC
2050D E F  P R O C 'M O V E (X ,Y ) :P L O T  4 , F N ' x ( X ) , F N ' y ( Y ) : ENDPROC 
2060D E F  PROC' DRAW( X , Y ) :  PLOT 5 ,F N  x ( X ) , F N  y(Y ):E N D P R O C  
2070D E F PROC ' PLOT ( K7., X , Y ) ; LOCAL x , y
2 0 8 0 I F  K7.M0D8<4 THEN x=  ' XFA* X : y =  ' YFA# Y : ' XSC%= ' XSC7.+X r ' YSC%= ' YSC7.+y ; ELSE x = F N 'x (  
X ) : y = F N ' y ( Y )
2 0 9 0 P L 0 T  K 7 .,x ,y :E N D P R O C
2100D EF F N 'P O ÎN T ( X ,Y ) = P O IN T  F N ' x ( X ) , F N ' y ( Y )
2110D E F  F N ' x ( X ) : '  XSC7.= ' XCR7.+' XFA * ( X - ' SXO ) XSC7.
2120D E F  F N ' y ( Y ) : '  YSC7.= ' YCR7.+ ' Y FA * ( Y -  ' SYO ) :  = ' YSC7.
2 1 3 0  DEF PROC'AXES(M7.) Î LOCAL A ,B , f % , d % , a % , l% , w % , L $ , y %
2 1 4 0 1F M7.=l THEN GOSUB 2 1 6 0  ELSE I F  M7.=2 THEN GÜSUB 2 2 7 0  ELSE IF  M%=3 THEN 60SU 
B 2 3 6 0  ELSE GOSUB 2160sGOSUB 2 2 7 0 : GOSUB 2 3 6 0  
2150ENDPR0C
2 1 6 0 'S X I = F N '  I  ( ' X I7 . ,  ' X L , ' XH) : 'S Y I = F N '  I  ( ' Y Î7 . , ' Y L , ' YH )
2 1 7 0 P R 0 C 'a x ( ' XO, ' X L , ' XH, ' SX I ) : ' S X 0 = ' 0 : ' S X L = ' l : ' S X H = ' 2  
2 1 8 0 P R 0 C ' a x ( ' Y O , ' Y L , ' Y H ,  S Y I ) : ' S Y 0 = ' 0 : ' S Y L = ' l :  S Y H = '2  
2 1 9 0 P R 0 C 's e
2 2 0 0 '  XFA=FN' f a (  'SXS7., HM%, 'S X H , ' SXL ) ; A= ' 0 *  ' XFA 
2 2 1 0  ' YFA=FN ' f  a ( ' SYS7., ' VM7., ' SYH , ' SYL ) : B= ' 0 *  ' YFA 
2 2 2 0 ' 0 = A B S ( ( ' X F A - ' Y F A ) / ( ' X F A + ' Y F A ) )
2 2 3 0 I F  A B S ( ( ' X F A - ' Y F A ) / ( ' X F A + ' Y F A ) X . 1 5  THEN ' X FA = F N m in ( ' X FA , ' Y F A ) : ' Y F A = ' XFA 
2 2 4 0 ' XCR7.= 'SXB7.+ ( ' HM7. D IV  1 0 0 0 )  + ' XFA* { ' S X O - ' SXL ) + ( A - ' XFA* ( 'S X H - 'S X L )  ) / 2  
2 2 5 0  ' YCR7.= ' SYB7.+ ( ' VM7.D IV IOO O ) + ' Y FA * ( ' SYO- ' SYL ) + ( B -  ' YFA* ( ' S YH - ' SYL ) ) / 2  
2260RETÜRN
2 2 7 0 P R 0 C 'c o ( ' X C % ,4)sPR O C 'M O VE ( ' S X L , ' SYO) : PROC' DRAW( ' S X H , ' SYO)
2 2 8 0 P R 0 C 'c o (  'Y C 7 . ,4 )  s PROC'MOVE ( 'S X O ,  'S Y L )  : PROC'DRAW ( 'S X O , 'S Y H )
2 2 9 0 B = F N ' p p (  ' S Y I , '  XP7.) sP R O C 'c o (  ' XC7,,2 )
23 0 0 F 0 R  A = 'S X L  TO 'S X H + ' S X I / 2  STEP ‘ S X I
2 3 1 0 P R 0 C ' M O V E (A , 'S Y O + B ) : PROC ' D R A W (A , 'S Y O + B +  0 ) : NEXT
2320A =FN  ' pp  ( ' SX i  , ' YP7. ) ; PROC ' c o  ( ' YC7., 2  )
2 3 3 0 F 0 R  B = 'S Y L  TO ' S Y H + ' S Y I / 2  STEP 'S Y I  
2 3 4 0 P R 0 C ' MOVE( ' SXQ+A, B ) : PROC' P L O T ( 1 , ' 0 , 0 ) s NEXT 
2350RETURN
2 3 6 0 f% = F N ' p r ( ' XP7., 4 ) : w%= ' CH7.DIV1E3 
2370a%=@% : @%=FN ’ s u  ( ‘ S X L , ' SXH, ' SX I , f  7. )
2 3 8 0 I F '  X F A * 'S X I X l+ f7 . ) * w 7 .A N D N 0 T (  'M7.=20R'M7.=5)THEN17.=TRUE ELSE17.=FALSE
2390VDU 5 : P R 0 C 'c o ( 'X C % , 0 ) s A = 'S X H
2 4 0 0 1 F ' 0 < > 0 T H E N L $ = "E "+ S T R $ ( - ‘ 0 ) E L S E L $ = " "
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2410d% = SXB%+ S X S % :y% = F N 'y (  S Y O ) + ( ' X F 7 . D I V lE 6 ) - 5 0 0  
2 4 2 0 R E P E A T IF A B G (A )C S X I /2 T H E N A = 0  
2 4 3 0 L $ = S T R $ ( A * 1 0  ' O ) + L $ : B = L E N ( L $ ) *w%
2440d7 .= F N m in  (FN x ( A  ) - B / 2  , d ' / . -B -w '/ .D I V2 )
24  5 0 P L 0 T 4 , d%, y% : P R IN T L $ : L $ = " "
2 4 6 0 IF 1 % T H E N A = A - 'S X 1  E LS E A = 'S X L :1% =T R U E  
2 4 7 0 U N T IL A < ' S X L - ' S X I / 2
24 8 0 f% = F N  p r ( '  YP7. , 4 ) :  y%= ' CH7.M0D1E3 : d%=y%+ ' YPV.D IV 1 E 6 - 5 0 0  
2490@%=FN s u ( ' S Y L , ' SYH, ' S Y I , f % )
2 5 0 0 1F ' YFA* ' S Y I > 2*y7.ANDN0T ( ' M%=20R ' M%= 5 ) 1 HEN 1 */.=  lE L S E  1 %=0 
2510P R Ü C ' CO( ' Y C 7 . ,0 ) : B = '  SYL 
2520REPEAT PROC' MOVE( ' SXO, B )
2 5 3 0 I F A B S ( B ) < 'S Y I / 2  THEN B=0
2 5 4 0 P L O T O ,-w % D IV 2 ,d % :F O R A = l  TO f  7. : VDU8 ; NEXT : P R IN T S *  1 O ' - ' O i
2 5 5 0 IF l% = iT H E N B = B +  S YI ELBE B = 'S Y H :1 7 .= 1
2 5 6 0 U N T IL B > ' SYH+ S Y T /2
2 5 7 0 1F 'O O O  THEN P R I N T " E " ; - ' 0
2580VDU 4 î@7.=a7.: RETURN
2 5 9 0  MODE 7
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REM * *****  LUCKY DRIFT MODEL ******
DIM SHARED 22 ( 5 0 ) ,  e p ( 5 0 ) ,  2 V ( 5 0 ) ,  v p ( 5 0 )
DECLARE FUNCTION EPS! (2d)
DECLARE FUNCTION V! (2d)
DATA 29
REM L a t e r a l  F i e l d  D ata f o l l o w s
DATA —1 . 6 e —9 , - 1 . 5 3 e 5 , 3 . 3 e - 9 , - 3 . 5 1 e 5 , 1 . 1 9 e - 8 ,  - 3 . 0 5 e 5DATA 3 . 1 2 e - 8 , - 1 . 1 2 e 5 , 5 . 9 e - 8 , - 2 . 7 1 e 4 , 8 . 1 6 e - 8 ,  1 .9 1 e 5DATA 1 0 . 4 1 e - 8 , 6 . 1 9 e 5 , 1 3 . 2 e - 8 , - 1 . 8 3 e 6 , 1 6 . 8 4 e - 8 ,  —2 .7 6 e 6DATA 2 5 . 0 0 e - 8 , - 3 . 3 8 e 6 , 4 0 . 4 5 e - 8 , - 4 . 0 1 e 6 , 5 5 . 9 0 e - 8 ,  - 5 . 2 0 e 6
DATA 6 5 . 4 5 e - 8 , - 7 . 3 1 e 6 , 7 2 . 7 5 e - 8 , - 9 . 8 9 e 6 , 7 8 . 6 5 e - 8 ,  - 1 . 3 1 e 7
DATA 8 2 . 2 9 e - 8 , - 1 . 6 2 e 7 , 8 4 . 5 5 e - 8 , - 1 . 9 0 e 7 , 8 6 . 2 7 e - 8 ,  - 2 . 1 5 e 7DATA 8 7 . 6 6 e —8 , - 2 . 2 9 e 7 , 8 8 . 7 3 e - 8 , - 2 . 1 9 e 7 , 9 0 . 1 2 e - 8 ,  - 3 . 2 7 e 6DATA 9 1 . 8 4 e - 8 , - 5 . 1 4 e 5 , 9 4 . 1 0 e - 8 , - 7 . 9 1 e 5 , 9 6 . 3 5 e - 8 ,  - 5 . 0 2 e 3DATA 1 0 1 . 7 5 e - 8 - 2 . 5 2 e 4 , 1 0 6 .3 3 e - 8 ,  —2«33e4 , 1 1 2 . 0 0 e - 8 ,  - 2 . 2 9 e 4
DATA 1 1 6 . 5 8 e - 8 - 2 . 3 5 e 4 , 1 2 1 . 1 7 e - 8 ,  ” 2 .7 4 e 4
REM E l e c t r o - S t a t i c  P o t e n t i a l  Data f o l l o w s
DATA 27
DATA 0 . 0 ,  0 . 5 9 4 ,  6 . 6 0 e - 9 ,  0 .5 9 7 ,  1 .7 2 e - 8 , 0 . 6 0 0 ,  4 . 5 1 e - 8 ,  0 .6 0 3
DATA 7 . 3 e - 8 ,  0 , 6 0 4 ,  9 . 0 2 e - 8 ,  0 .5 9 8 ,  1 .1 8 e - 7 , 0 . 5 8 1 ,  1 . 4 5 9 e - 7 ,  0 .6 3 2
DATA 1 . 9 1 e - 7 ,  0 . 7 5 6 ,  3 . 0 9 e - 7 ,  1 .1 5 5 ,  5 .0 0 e - 7 , 1 . 9 2 1 ,  6 . 1 8 0 e - 7 ,  2 .5 3 5DATA 6 . 9 1 e - 7 ,  3 . 0 6 7 ,  7 . 6 3 9 e - 7 ,  3 . 7 8 9 ,  8 . 0 9 e - 7 ,  4 . 3 8 2 ,  8 . 3 6 9 e - 7 ,  4 .8 3 4DATA 8 . 5 4 1 e - 7 , 5 . 1 6 5 ,  8 . 7 1 3 e - 7 ,  5 .5 3 5 ,  8 . 8 2 0 e - 7 ,  5 . 7 7 9 ,  8 . 9 2 6 e - 7 ,  6 .0 1 9DATA 9 . 0 9 8 e - 7 , 6 . 0 7 5 ,  9 . 2 7 1 e - 7 ,  6 .0 8 4 ,  9 . 5 4 9 e - 7 ,  6 . 0 8 7 ,  9 . 7 2 1 e - 7 ,  6 .0 8 7DATA lO .O O e-7 , 6 . 0 8 0 ,  10 . 0 3 5 e - 7 , 6 .0 8 1 ,  1 0 . 9 1 7 e - 7 ,  6 .0 8 2
REM Read In  L a t e r a l  F i e l d  D ata  
READ n z eFOR 1 = 1  TO n z e
READ Z2 ( i ) , e p ( i )
NEXT i
REM Read i n  E l e c t r o - S t a t i c  P o t e n t i a l  Data
READ n zvFOR i  = 1 TO n zv
READ z v ( i ) , v p ( i )NEXT i
REM n p t s  i s  t h e  i n t e g r a l  mesh  n p t s  = 100
g a t e l e n g t h  = .0 0 0 0 0 1  z s t a r t  = .1 1 8  * g a t e l e n g t h  
zend  = .8 8 2  * g a t e l e n g t h
kT = ( 1 .3 8 0 6 2 E - 0 4  /  1 .6 0 2 )  * 300!  
q = 1 .6 0 2 2 1 9 2 D -1 9
REM lambda i s  i n  m e tr e s  lambda = 7 .5 E - 0 9  
lamlam = lambda * lambda
hbarw = .0 6 3
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Id  = .0 0 8 5 4
en  = 1 /  (EXP(hbarw /  kT) -  1) 
REi = 2  * hbarw /  (2 * en  + 1) 
bandgap = 1 . 1
REM s e t  up b i t s  
Sum = 0 
znow = zend
d z i  = g a t e l e n g t h  /  1000EpsO = -EPS(znow )lame = EpsO * lamlam /  REi
PRINT 
PRINT ” ZI lambdaE Sum"
REM k eep  c a l c u l a t i n g  u n t i l  LambdaE (lame) i s  < lambda 
WHILE lam e > lambda VO = V(znow) dv = 1 . 5  * bandgap  
REM c a l c u l a t e  z i  
z i  = znow Vnew = VOWHILE Vnew > (VO -  dv)Vnew = V ( z i )  
z i  = z i  -  d z i
WEND
z i  = znow -  z i
REM i n t e g r a t i o n  i n t i  = 0 
dz = ( z i )  
FOR z
WEND
/  n p t s
0 TO z i  STEP dz e x p l  = EXP( ” ( 2 ) /  lam = -E PS(znow  -  exp2 = EXP(“ ( z i  -  i n t i  = i n t i  + e x p l
NEXT z
Sum = Sum + i n t i
PRINT znow; z i ;  lam e; Sumznow = znow -  lam eEpsO = -E PS(znow)lam e = EpsO *  lamlam /  REi
I s u b  = Sum * Id
lambda) z i  + z) * z ) /  lam) exp2 *
lamlam /  REi 
dz /  lambda
PRINT " T o ta l  Lucky D r i f t  P r o b a b i l i t yPRINTPRINTPRINT " S u b s t r a t e  C u rr en t  = i s u b
Sum
FUNCTION EPS (zd)SHARED n z e  
kk = 1
WHILE (zd  > z z ( k k ) )  AND ()ck < nze)  
kk = kk + 1
WEND
d zz  = z z (k k )  d i f f  = z z (k k )  f r a c  = d i f f  /  
dep = e p (k k )  
e p t  = e p (k k )
EPS = e p t
" z z ( k k  -  1) -  zd  
d zz
» e p (k k  -  1)
=■ f r a c  * dep
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END FUNCTION
FUNCTION V! (zd)
SHARED n zv  
k k  =  2WHILE ( Z d  >  z v ( k k ) )  AND ( k k  < n z v )  
k k  a= k k  +  1
WEND
d z z  =  z v ( k k )  -  z v ( k J c  -  1 )
d i f f  =  z v ( k k )  -  z d
f r a c  =  d i f f  /  d z z
d e p  =  v p ( k k )  -  v p ( k k  -  1 )
v p t  =  v p ( k k )  “  f r a c  *  d e p
V = v p tEND FUNCTION
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REM ******  MODIFIED LUCKY DRIFT MODEL *******
DIM SHARED z z ( 5 0 ) ,  e p ( 5 0 ) , z v ( 5 0 ) , v p (5 0 )
DECLARE FUNCTION EPS! (zd)
DECLARE FUNCTION V! (zd)
DATA 29
REM L a t e r a l  F i e l d  D ata f o l l o w s
DATA “ 1 . 6 e - 9 , —1 . 5 3 e 5 , 3 . 3 e —9 , - 3 , 5 1 e 5 , 1 . 1 9 e - 8 , - 3 . 0 5 e 5
DATA 3 . 1 2 e - 8 , - 1 . 1 2 e 5 , 5 , 9 e - 8 , - 2 . 7 1 e 4 , 8 . 1 6 e —8 , 1 .9 1 e 5
DATA 1 0 . 4 1 e - 8 , 6 . 1 9 e 5 , 1 3 . 2 e - 8 , “ 1 .8 3 e 6 , 1 6 . 8 4 e - 8 , —2 . 7 6e6DATA 2 S . 0 0 e - 8 , —3 . 3 8 e 6 , 4 0 . 4 5 e - 8 , - 4 . 0 1 e 6 , 5 5 . 9 0 e - 8 , —5 . 20e6DATA 6 5 . 4 5 e - 8 , “ 7 . 3 1 e 6 , 7 2 . 7 5 e - 8 , - 9 . 8 9 e 6 , 7 8 . 6 5 e - 8 , “ 1 .3 1 e 7DATA 8 2 . 2 9 e - 8 , “ 1 . 6 2 e 7 , 8 4 . 5 5 e - 8 , - 1 . 9 0 e 7 , 8 6 . 2 7 e - 8 , - 2 . 1 5 e 7
DATA 8 7 . 6 6 e - 8 , - 2 . 2 9 e 7 , 8 8 . 7 3 e - 8 , - 2 . 1 9 e 7 , 9 0 . 1 2 e - 8 , —3 . 2 7e6
DATA 9 1 . 8 4 e - 8 , - 5 . 1 4 e 5 , 9 4 . 1 0 e - 8 , - 7 . 9 1 e 5 , 9 6 . 3 5 e - 8 , - 5 . 0 2 e 3DATA 1 0 1 . 7 5 e - 8 —2 . 5 2 e 4 , 1 0 6 .3 3 e - 8 ,  - 2 . 3 3 e 4 , 1 1 2 , 0 0 e - 8 ,  - 2 . 2 9 e 4DATA 1 1 6 . 5 8 e - 8 - 2 . 3 5 e 4 , 1 2 1 . 1 7 e - 8 ,  - 2 . 7 4 e 4
REM E l e c t r o - S t a t i c  P o t e n t i a l  Data f o l l o w s
DATA 27
DATA 0 . 0 ,  0 . 5 9 4 ,  6 . 6 0 e - 9 ,  0 . 5 9 7 ,  1 .7 2 e - 8 , 0 . 6 0 0 ,  4 . 5 1 e - 8 ,  0 .6 0 3DATA 7 . 3 e - 8 ,  0 . 6 0 4 ,  9 . 0 2 e - 8 ,  0 . 5 9 8 ,  1 . 1 8 e - 7 , 0 . 5 8 1 ,  1 . 4 5 9 e - 7 ,  0 .6 3 2DATA 1 . 9 1 e - 7 ,  0 . 7 5 6 ,  3 . 0 9 e - 7 ,  1 .1 5 5 ,  5 . 0 0 e - 7 , 1 . 9 2 1 ,  6 . lB O e -7 ,  2 .5 3 5DATA 6 . 9 1 e - 7 ,  3 . 0 6 7 ,  7 . 6 3 9 e - 7 ,  3 . 7 8 9 ,  8 , 0 9 e - 7 ,  4 . 3 8 2 , 8 . 3 6 9 e - 7 ,  4 .8 3 4
DATA 8 . 5 4 1 e - 7 , 5 . 1 6 5 ,  8 . 7 1 3 e - 7 ,  5 .5 3 5 ,  8 . 8 2 0 e - 7 ,  5 .7 7 9 , 8 . 9 2 6 e - 7 ,  6 .0 1 9DATA 9 . 0 9 8 e - 7 , 6 . 0 7 5 ,  9 . 2 7 1 e - 7 ,  6 .0 8 4 ,  9 . 5 4 9 e - 7 ,  6 .0 8 7 , 9 . 7 2 1 e - 7 ,  6 .0 8 7DATA lO .O O e-7 , 6 . 0 8 0 ,  10 . 0 3 5 e - 7 , 6 . 0 8 1 ,  1 0 . 9 1 7 e - 7 ,  6 .0 8 2
DECLARE FUNCTION ta n h !  ( x ! )
REM Read i n  L a t e r a l  F i e l d  Data  
READ n z eFOR i  = 1 TO n z e
READ z z ( i ) ,  e p ( i )
NEXT i
REM Read i n  E l e c t r o - S t a t i c  P o t e n t i a l  Data  
READ n zv
FOR i  = 1 TO n zv
READ z v ( i ) , v p ( i )
NEXT i
REM n p t s  i s  t h e  i n t e g r a l  mesh  n p t s  = 100
g a t e l e n g t h  = .0 0 0 0 0 1  
z s t a r t  = .1 1 8  * g a t e l e n g t h  zend  = .8 8 2  * g a t e l e n g t h
REM T i s  T em p era tu re  i n  K e lv in  
T = 300
PRINT " T em p eratu re T
kT = ( 1 .3 8 0 6 2 E - 0 4  /  1 .6 0 2 )  * T 
kTO = ( 1 .3 8 0 6 2 E -0 4  /  1 . 6 0 2 )  * 300
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q =  1 . 6 0 2 2 1 9 2 D - 1 9
hbarw = .0 6 3
REM lambda i s  i n  m e tr e s  
lamO = 7 . 5E -09lambda = lamO * ta n h (h b a r w  /  kT)PRINT " lambda = •'; lambdalamlam = lambda * lambda
Id  = .0 0 8 5 4
en = 1 /  (EXP(hbarw /  kTO) -  1)
REi = 2 * hbarw /  (2 * en  + 1) bandgap = 1 . 1
REM s e t  up b i t s  
Sum = 0 znow = zendd z i  = g a t e l e n g t h  /  1000  EpsO = -E PS(znow )  
lame = EpsO * lamlam /  REi d i f f sum = 1
PRINTPRINT " Z ZI lambdaE Sum"
REM k e e p  c a l c u l a t i n g  u n t i l  LambdaE (lam e) i s  < lambda  
DO
REM WHILE ( la m e > lambda) AND ( d i f f s u m  > .0 0 1 )VO = V(znow) dv = 1 . 5  * bandgap  REM c a l c u l a t e  z i  
z i  = znow  
Vnew = VO
WHILE Vnew > (VO -  dv)Vnew = V ( z i )  
z i  = z i  -  d z iWEND
z i  = znow -  z i
REM i n t e g r a t i o n  i n t i  = 0dz = ( z i )  /  n p t s
FOR z = 0 TO z i  STEP dz
e x p l  = E X P (- (z )  /  lambda) i n t o  = 0
FOR z z  = z TO z i  STEP dz
lam = “ EPS(znow -  zz )  * lamlam /  REi i n t o  = i n t o  + l  /  lam * dzNEXT zz
exp2  = EXP(“ i n t o )
i n t i  = i n t i  + e x p l  * exp2 * dz /  lambdaNEXT z
OldSum = Sum
Sum = Sum t  i n t i
PRINT znow; z i ;  lam e; Sum
IF  Sum <> 0 THEN d i f f s u m  = (Sum -  OldSum) /  Sum znow = znow -  lame  
EpsO = -E PS(znow)  
lam e = EpsO * lamlam /  REi 
LOOP UNTIL ( la m e < lambda) OR ( d i f f s u m  < .0 0 0 0 1 )I s u b  = Sum * I d
PRINT
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PRINTPRINT " T o ta l  Lucky D r i f t  P r o b a b i l i t y  = Sum
PRINT
PRINTPRINT " S u b s t r a t e  C u rr en t  = I su b
FUNCTION EPS (zd)
SHARED n z e  
kk = 1WHILE (zd  > z z ( k k ) ) AND (kk < n ze)  
kk = kk + 1WEND
dzz = z z (k k )  -  z z ( k k  -  1)d i f f  = z z (k k )  -  zdf r a c  = d i f f  /  d zz
dep = e p (k k )  -  e p (k k  -  1)
e p t  = e p (k k )  -  f r a c  * depEPS = e p tEND FUNCTION
FUNCTION ta n h  (x)
e x l  = EXP(x) ex2  = EXP(-x)
ta n h  = ( e x l  -  ex 2 )  /  ( e x l  + ex2)  END FUNCTION
FUNCTION VI (Zd)
SHARED n z v  
kk = 2
WHILE (zd  > z v (k k )  ) AND (Ick < nzv)  kk = kk + 1
WEND
dzz = z v (k k )  “ z v ( k k  -  l )d i f f  = z v (k k )  ” zd
f r a c  = d i f f  /  d zzdep = v p (k k )  “ v p (k k  -  1)
v p t  = v p (k k )  ” f r a c  * depV = v p t
END FUNCTION
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DIM SHARED z z ( 5 0 ) ,  e p ( 5 0 ) ,  Z V ( 5 0 ) , v p ( 5 0 )
DECLARE FUNCTION EPS! (zd)
DECLARE FUNCTION V! (zd)
REM * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
REM im ic r o n  d e v i c e  V d=3. 5 , Vg=3 REM * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
REM Number o f  p o i n t s  from M inimos o u tp u t
DATA 29
REM L a t e r a l F i e l d  D ata f o l l o w s
DATA 5 . 9 e - 8 , 1 . 1 7 e 4 , 8 . 1 6 e —8 , 3 . 8 0 e 5 , 1 0 . 4 1 e - 8 , 2 . 0 2 e 6DATA 1 3 . 2 e - 8 , - 6 . 9 2 e 5 , 1 6 . 8 4 e - 8 , - 1 . 0 3 e 6 , 2 5 e - 8 , “ 1 . 3 5 e 6DATA 4 0 . 4 5 e - 8 , —1 . 9 5 e 6 , 5 5 . 9 e - 8 , - 3 . 1 4 e 6 , 6 5 . 4 5 e - 8 , —4 • 8 6 e6DATA 7 2 . 7 5 e - 8 , - 7 . 3 9 e 6 , 7 8 . 6 5 e - 8 , - 1 . 1 8 e 7 , 8 2 . 2 9 e - 8 , - 1 . 7 5 e 7DATA 8 4 . 5 5 e - 8 , - 2 . 4 0 e 7 , 8 6 . 2 7 e - 8 , - 3 . 3 0 e 7 , 8 7 . 6 6 e —8 , - 4 . 4 9e7DATA 8 8 . 7 3 e - 8 , - 5 . 5 4 e 7 , 8 9 . 7 9 e - 8 , - 4 . 8 3 e 6 , 9 0 . 6 5 e - 8 , —1 . 65e6DATA 9 1 . 3 1 e - 8 , - 8 . 5 7 e 5 , 9 2 . 1 7 e - 8 , - 2 . 8 6 e 5 , 9 3 . 2 4 e - 8 , —4 . 2  6e4DATA 9 4 . 6 3 e - 8 , —5 . 6 5 e 4 , 9 6 . 3 5 e - 8 , - 2 . 0 2 e 4 , 9 8 . 6 1 e - 8 , - 9 . 90e4DATA 1 0 1 . 7 5 e - 8 , - 1 . 0 3 e 4 , 1 0 6 . 3 3 e - 8 , - 9 . 5 2 e 3 , 1 1 2 . 0 0 e - 8 , - 9 . 3 7 e 2DATA 1 1 6 . 5 8 e - 9 , - 9 . 6 6 e 3 , 1 1 9 . 4 2 e - 8 , - 9 . 9 3 e 3
REM E l e c t r o - S t a t i c  P o t e n t i a l  D ata f o l l o w s
DATA 31
DATA —1 3 . 4 e - 9 , 0 . 5 8 9 , 0 ,  0 . 5 8 6 ,  1 . 7 2 e - 8 ,  0 . 5 8 8 ,  4 . 5 1 e - 8 ,  0 . 591DATA 7 . 3 e - 8 , 0 . 5 9 1 , 9 . 0 2 e - 8 , 0 . 5 8 4 , 1 . 1 8 e - 7 ,  0 . 5 2 8 , 1 . 4 5 9 e - 7 , 0 .5 4 7DATA 1 . 9 1 e - 7 , 0 . 5 9 4 , 3 , 0 9 e - 7 , 0 . 7 5 2 , 5 . 0 0 e - 7 ,  1 . 1 2 4 , 6 . 1 8 0 e - 7 , 1 .4 9 5DATA 6 . 9 1 e - 7 , 1 . 8 4 9 , 7 . 6 3 9 e - 7 , 2 . 3 8 8 , 8 . 0 9 e - 7 ,  2 . 9 2 7 , 8 . 3 6 9 e - 7 , 3 .4 1 3DATA 8 . 5 4 1 e - 7 , 3 . 8 3 9 , 8 . 7 1 3 e - 7 , 4 . 4 4 4 , 8 . 8 2 e - 7 ,  4 . 9 2 2 , 8 . 9 2 6 e - 7 , 5 .5 1 1DATA 9 . 0 3 3 e - 7 , 5 . 5 6 3 , 9 . 0 9 8 e - 7 , 5 . 5 7 4 , 9 . 1 6 e - 7 ,  5 . 5 7 9 , 9 . 2 7 1 e - 7 , 5 .5 8 2DATA 9 . 3 7 7 e - 7 , 5 . 5 8 3 , 9 . 5 4 9 e - 7 , 5 . 5 8 4 , 9 . 7 2 1 e - 7 ,  5 . 5 8 4 , l .O O e -6 , 5 .5 8 4DATA 1 . 0 3 5 e - 6 , 5 . 5 8 4 , 1 . 0 9 2 e - 6 , 5 . 5 8 5 , 1 . 1 4 8 e - 6 ,  5 .5 8 5
DECLARE FUNCTION ta n h !  ( x ! )
REM Read i n  L a t e r a l  F i e l d  D ata  
READ n z e
FOR i  = 1  TO n z e
READ z z ( i ) ,  e p ( i )NEXT i
REM Read i n  E l e c t r o - S t a t i c  P o t e n t i a l  D ata  
READ n zv
FOR i  = 1  TO n zv
READ z v ( i ) ,  v p ( i )NEXT i
PRINT
PRINT
PRINT
PRINT
REM i n p u t  t h e  t e m p e r a t u r e  b e lo w  T = 1 0 0
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e c u t  = .2 2
REM n p t s  i s  t h e  i n t e g r a l  mesh  
n p t s  = 100
g a t e l e n g t h  = .0 0 0 0 0 1  z s t a r t  = .1 1 8  * g a t e l e n g t h  zend = .8 8 2  * g a t e l e n g t h
REM kT i s  i n  V o l t s
kT = ( 1 .3 8 0 6 2 E -0 4  /  1 .6 0 2 )  * T
g = 1 .6 0 2 2 1 9 2 D -1 9
REM hbarw i s  i n  V o l t s  
hbarw = .0 6 3
REM lambda i s  i n  m e t r e s  
lamo = 7 .5 E - 0 9
lambda = lamo * ta n h (h b a r w  /  kT)
lamlam = lambda * lambda
REM d r a in  c u r r e n t  v a l u e  Id  = .0 0 8 3 7
en = 1 /  (EXP(hbarw /  kT) -  1) 
REi = 2 * hbarw /  (2 * en  + 1) bandgap = 1 . 1
REM s e t  up b i t s  Sum = 0 znow = zend
d z i  = g a t e l e n g t h  /  1000EpsO = -E PS(znow )
lame = EpsO * lamlam /  REi
PRINT PRINT " ZI lambdaE Sum"
REM k eep  c a l c u l a t i n g  u n t i l  LambdaE (lam e) i s  < lambda WHILE lam e > lambda  
VO = V(znow)  
dv = 1 . 5  * bandgap  REM c a l c u l a t e  z i  
z i  = znow 
Vnew = VO
WHILE Vnew > (VO -  dv)
Vnew = V ( z i )  z i  = z i  -  d z iWEND
z i  = znow -  z i
REM do i n t e g r a t i o n  i n t i  = 0
dz = ( z i )  /  n p t s  
FOR z = 0 TO z i  STEP dz 
e x p l  = E X P (- (z )  
lam = -E P S ( znow 
exp2 = EXP(“ ( z i
/  lambda)
-  z i  + z) * lamlam /  REi
NEXT z
z) /  lam)
i n t i  = i n t i  + e x p l  * exp2 * dz /  lambda  e s t r t  = (bandgap -  V ( z ) )  /  kT 
mody = (E X P (-e c u t )  * (1 + e c u t ) )  i n t i  = i n t i  * mody ( E X P ( - e s t r t )  * (1  + e s t r t ) )
Sum = Sum + i n t i  
PRINT znow; z i ;  lam e; Sum 
znow = znow -  lam e  
EpsO = -E PS(znow )  
lam e = EpsO * lamlam /  REi
WEND I s u b  = Sum * I dPRINT 
PRINT PRINT 
PRINT
PRINT " T o t a l  Lucky D r i f t  P r o b a b i l i t y  = "; Sum 
PRINTPRINT I
PRINT " S u b s t r a t e  C u r r e n t  = "; I s u b  j
FUNCTION EPS (zd )
SHARED n z e  
kk = 1WHILE (Zd > z z ( k k ) )  AND (kk < nze) 
kk = kk + 1
WEND
dzz = z z ( k k )  -  z z ( k k  -  1)d i f f  = z z (k k )  -  zd
f r a c  = d i f f  /  d zzdep = e p (k k )  -  e p (k k  -  1)
e p t  = e p (k k )  -  f r a c  * depEPS = e p t
END FUNCTION
FUNCTION ta n h  (x)e x l  = EXP(x) 
ex 2  = E X P(-x)
ta n h  = ( e x l  -  e x 2 )  /  ( e x l  + ex2)END FUNCTION
FUNCTION VI (Zd)
SHARED n zv  
kk = 2
WHILE (Zd > z v ( k k ) )  AND (kk < nzv)  kk = kk + 1
WEND
dzz = z v (k k )  -  z v ( k k  -  1)d i f f  = zv (k k )  -  zd
f r a c  = d i f f  /  d z z
dep = v p (k k )  -  v p (k k  -  1)
v p t  = vp (kk) -  f r a c  * depV = v p t
END FUNCTION
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